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Abstract

Cryptography can be categorized into two fundamentally different classes: symmetric-key
and public-key (also known as asymmetric-key). Contrary to symmetric-key cryptography
where the robustness of the security mechanism relies on a single key being known merely
to the sender and receiver, public-key cryptography functions using two separate, but mathematically related keys. Elliptic curve (EC) and ElGamal cryptosystems are two important
examples of public-key cryptosystems based totally on finite field arithmetic.
Elliptic Curve (EC) cryptosystem is the most efficient public key cryptographic system used in practice. The capability of establishing equivalent security levels with shorter
key sizes makes EC cryptosystems appealing for a variety of applications. However, it is
computationally intensive and has considerably higher power consumption compared to
non-public key cryptosystems. Realization of EC cryptosystems are often described as a
hierarchy of operations in which finite field arithmetic operations form the bottom-most
layer of the hierarchy. Finite field multiplication is a key operation used in all cryptosystems relied on finite field arithmetic as it not only is computationally complex but also one
of the most frequently used finite field operations.
The works reported in this dissertation mainly focus on the efficient computation and
implementation of finite field multipliers from a hardware implementation point of view.
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ABSTRACT

Different digit-level architectures over binary extension field are explored and practical size
multipliers for cryptographic applications have also been realized in hardware using 65nm
CMOS technology. It is shown that the proposed architectures are more efficient compared
to similar proposals considering area/delay complexities as a measure of performance.
The second part of this dissertation focuses on custom-layout implementation of highly
regular multiplier architectures. To reach higher operating frequency, the main building
block of the multipliers are re-designed and realized in domino logic. To alleviate the high
power consumption problem associated with domino circuits, a new transistor-level design
is developed. It is shown that the proposed implementation can significantly improve the
maximum operating frequency of the multiplier in comparison to static CMOS counterpart
while consuming even marginally less power. The proposed design methodology can be
utilized to achieve higher performances in finite field multipliers with regular architectures.

vii

To my family,
for their unconditional love, support and encouragement

viii

Acknowledgments

I would like to express my gratitude and appreciation to Dr. Majid Ahmadi and Dr. Roberto
Muscedere, my supervisors for their invaluable guidance and constant support throughout
the course of this work.
In addition to my advisors, I would like to thank the rest of my thesis committee, Dr.
Rashidzadeh, Dr. khalid and Dr. Azab for their participation in my seminars, their constructive comments and advice.
A very special thanks is required for Ms. Adria Ballo and Ms. Lorraine Grondin for
their continuous help and support during my time as a graduate student.
I would also like to thank my friends and colleagues in the RCIM lab at the University
of Windsor whom have supported and believed in me: Ashkan Hosseinzadeh Namin,
Bahar Youssefi, Soheil Servati Beyragh, Arash Raeesi, Shoaleh Hashemi, Neal (Zheng)
Wu, Babak Zamanloo and Crystal Roma.

ix

Contents

Declaration of Co-Authorship /

Previous Publication

Abstract

iv
vi

Dedication

viii

Acknowledgments

ix

List of Figures

xiv

List of Tables

xvi

List of Abbreviations
1

xviii

Introduction

1

1.1

7

Outline of the Dissertation . . . . . . . . . . . . . . . . . . . . . . . . . .

x

CONTENTS

References

11

2

14

Mathematical Preliminaries
2.1

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

2.2

Algebraic Structures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

2.3

2.2.1

Group . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

2.2.2

Ring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

2.2.3

Field . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

2.2.4

Finite Field . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

2.2.5

Prime Field . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

2.2.6

Extension Field . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Representation Systems . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
2.3.1

Polynomial Basis . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

2.3.2

Normal Basis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

2.3.3

Redundant Basis . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

References
3

29

A Fully SIPO Digit-Level Finite Field Multiplier in F2m Using Redundant Basis 31
3.1

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

3.2

A Brief Review of Redundant Basis Representation in F2m . . . . . . . . . 33

3.3

Proposed Digit-level FSIPO Multiplier Using Redundant Representation . . 34
3.3.1

The Proposed Multiplication Algorithm . . . . . . . . . . . . . . . 36

3.3.2

The Proposed Multiplier Architecture . . . . . . . . . . . . . . . . 37

3.3.3

Architectural Complexities . . . . . . . . . . . . . . . . . . . . . . 39

3.4

Hardware Implementation and Comparison . . . . . . . . . . . . . . . . . 40

3.5

Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

References

45

xi

CONTENTS

4

Digit-Level SIPO Multiplier Using Redundant Basis for a Class of Finite Fields 47
4.1

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

4.2

A Brief Review of Redundant Representation in F2m . . . . . . . . . . . . 49

4.3

4.2.1

Redundant Representation for F2m . . . . . . . . . . . . . . . . . . 49

4.2.2

Multiplication Using Redundant Representation in F2m . . . . . . . 50

Proposed Digit-level SIPO Multipliers Using Redundant Representation . . 51
4.3.1

Proposed Digit-Level RB Multiplication Algorithm, Type−a . . . . 53

4.3.2

New Multiplier Architecture, DL-RB-a . . . . . . . . . . . . . . . 58

4.3.3

New Multiplier Architecture, DL-RB-b . . . . . . . . . . . . . . . 62

4.4

Architectural Complexities and Comparison . . . . . . . . . . . . . . . . . 65

4.5

Hardware Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . 70

4.6

Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

References

75

5

78

Power-Efficient Design of a Word-level Finite Field Multiplier Using RNB
5.1

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78

5.2

A Brief Review of Reordered Normal Basis and Its Arithmetic in F2m . . . 80

5.3

5.2.1

Reordered Normal Basis . . . . . . . . . . . . . . . . . . . . . . . 80

5.2.2

Multiplication Operation Using Reordered Normal Basis . . . . . . 81

5.2.3

Word-level Architecture for RNB Multiplier . . . . . . . . . . . . . 81

Design of the Multiplier Main Building Block . . . . . . . . . . . . . . . . 82
5.3.1

The Precharge Phase . . . . . . . . . . . . . . . . . . . . . . . . . 84

5.3.2

The Evaluation Phase . . . . . . . . . . . . . . . . . . . . . . . . . 85

5.4

Simulation Results and Performance Comparison . . . . . . . . . . . . . . 87

5.5

Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90

References

91

xii

CONTENTS

6

Efficient VLSI Implementation of a RNB Finite Field Multiplier in Domino
Logic

93

6.1

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93

6.2

Brief Review of Reordered Normal Basis and Multiplication Operation Using This Basis in F2m . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95

6.3

Review of Existing RNB and Type-II ONB Multipliers . . . . . . . . . . . 97
6.3.1

Related Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97

6.3.2

Selected Multiplier Architecture in Reordered Normal Basis . . . . 98

6.4

Design of the Multiplier’s Main Building Block In Domino Logic . . . . . 100

6.5

Custom-Layout Implementation of the xax-module . . . . . . . . . . . . . 103

6.6

Design and Implementation of the Full Multiplier Using the xax-module . . 107

6.7

Simulation Results and Performance Comparison Between Different VLSI
Implementations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109

6.8

Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118

References

120

7

124

Conclusions
7.1

Summary of Contributions . . . . . . . . . . . . . . . . . . . . . . . . . . 124

7.2

Future Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126

Appendix A IEEE Copyright

129

Vita Auctoris

130

xiii

List of Figures

1.1

Design hierarchy for realizing elliptic curve cryptosystems . . . . . . . . .

3.1

Proposed digit-level fully serial-in parallel-out architecture for redundant

5

basis multipliers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
3.2

Design flow used to realize RB multipliers . . . . . . . . . . . . . . . . . . 40

3.3

Final layout of FSIPO RB multiplier (w = 8) . . . . . . . . . . . . . . . . 41

4.1

Proposed architecture for digit-level SIPO RB multiplier, DL-RB-a . . . . . 58

4.2

Circular n-bit shift register to store coordinates of operand B . . . . . . . . 60

4.3

Proposed architecture for digit-Level SIPO RB multiplier, DL-RB-b . . . . 64

4.4

Design flow used to implement the proposed architectures . . . . . . . . . 71

4.5

Final layout of DL-RB-a multiplier for the case where m = 233 and w = 16. 72

4.6

Final layout of DL-RB-b multiplier for the case where m = 233 and w = 16. 72

5.1

Word-level RNB multiplier composed of xax-cells [7] . . . . . . . . . . . . 82

5.2

Proposed design for XOR-AND-XOR cell in domino logic . . . . . . . . . 84

xiv

LIST OF FIGURES

5.3

Simulation voltage waveforms of the selected nodes in the proposed domino
circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86

6.1

Serial-in Parallel-out reordered normal basis multiplier composed of xaxmodules [5] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99

6.2

Proposed design for XOR-AND-XOR function in domino logic . . . . . . 101

6.3

Proposed layout for the XOR-AND-XOR function created in 65nm technology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103

6.4

Layout of the complete xax-module including three flip-flops . . . . . . . . 104

6.5

Test-bench for performing corner analysis . . . . . . . . . . . . . . . . . . 105

6.6

Block diagram of a full 233-bit RNB multiplier . . . . . . . . . . . . . . . 108

6.7

The proposed layout for a 233-bit sequential RNB multiplier designed in
domino logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110

6.8

The static CMOS layout for a 233-bit sequential RNB multiplier . . . . . . 113

xv

List of Tables

1.1

Security comparison; estimated time for successful brute-force attacks, required bit sizes for different security levels [2] . . . . . . . . . . . . . . . .

3

3.1

Complexity comparison between digit-level redundant basis architectures . 39

3.2

Details of ASIC implementations for the digit-level RB multipliers listed
in table 3.1 for F2268 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

4.1

(n)

Smallest cyclotomic field F2 that contains F2m for 150 < m < 250, when
n can be expressed as n = T m + 1, T > 2 and even ∗ . . . . . . . . . . . . 52

4.2

Complexity comparison between digit-level architectures; The proposed
multipliers versus several existing RB and ONB multipliers (n = T m + 1) . 67

4.3

Numerical complexity comparison of digit-level redundant basis and op(467)

timal normal basis multipliers in F2233 (embedded in F2

in the case of

RB) for different values of w. . . . . . . . . . . . . . . . . . . . . . . . . . 68
4.4

Details of ASIC implementation of the proposed digit-level RB multipliers . 73

xvi

LIST OF TABLES

5.1

Results of the corner analysis simulation for the xax-cell; delay and power
measurements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87

5.2

Performance comparison between different 233-bit word-level RNB multipliers (w = 30, d = 8) designed in domino logic . . . . . . . . . . . . . . . 88

6.1

Gate-level complexity comparison between different bit-serial RNB/typeII ONB multipliers over F2m . . . . . . . . . . . . . . . . . . . . . . . . . . 98

6.2

Post-layout Corner Analysis Simulation Results of the xax-module; Delay
(ps) and Power (µW/GHz) . . . . . . . . . . . . . . . . . . . . . . . . . . 106

6.3

Complexity comparison between VLSI implementations of domino logic
and static CMOS designs for a sequential RNB multiplier in GF (2233 ). . . 112

6.4

Complexity comparison between different VLSI implementations for finite
field multipliers over binary extension fields. . . . . . . . . . . . . . . . . . 116

6.5

Area-Delay complexity of the implementations listed in Table 6.4 . . . . . 117

xvii

List of Abbreviations

3DES
AEDS
AES
ASIC
BPWS
BSWP
CAD
CMOS
DES
EC
ECC
ECDH
ECDSA
FLT
FPGA
FSIPO
GF
GNB
IC
IEEE
IoT
NB
NIST
NMOS
ONB
PB

Triple Data Encryption Standard.
AND-Efficient Digit-Serial.
Advanced Encryption Standard.
Application-Specific Integrated Circuit.
Bit-Parallel Word-Serial.
Bit-Seriall Word-Parallel.
Computer Aided Design.
Complementary Metal-Oxide-Semiconductor.
Data Encryption Standard.
Elliptic Curve.
Elliptic Curve Cryptograhy.
Elliptic Curve DiffieHellman key exchange algorithm.
Elliptic Curve Digital Signature Algorithm.
Fermats Little Theorem.
Field-Programmable Gate Array.
Fully Serial-In Parallel-Out.
Galois Field.
Gaussian Normal Basis.
Integrated Circuit.
Institute of Electrical and Electronics Engineers.
Internet of Things.
Normal Basis.
National Institute of Standards and Technology.
n-Channel MOSFET.
Optimal Normal Basis.
Polynomial Basis.

xviii

LIST OF ABBREVIATIONS

PIPO
Parallel-In Parallel-Out.
PISP
Parallel-In Serial-Out.
PMOS p-Channel MOSFET.
RB
Redundant Basis.
RNB
Reordered Normal Basis.
SIPO
Serial-In Parallel-Out.
SMPO Sequential Multiplier with Parallel Output.
SPB
Shifted Polynomial Basis.
SSL
Secure Socket Layer.
TSMC Taiwan Semiconductor Manufacturing Company.
TSPC True Single Phase Clock.
VLSI
Very-Large-Scale Integration.
XEDS XOR-Efficient Digit-Serial.
XOR
Exclusive-OR.

xix

Chapter 1
Introduction

This chapter presents a brief overview of modern cryptosystems, and summarizes the new
contributions made by this research. In this chapter, public-key mechanism, different types
of public-key cryptosystems and their underlying finite field arithmetic are shortly explored
and, finally, different types of architectures for finite field multipliers are briefly discussed.
Cryptography can be categorized into two fundamentally different classes: symmetrickey and public-key (also known as asymmetric-key). In symmetric-key cryptography, both
parties of communication, namely the sender and receiver, use the same secret key for
both encryption and decryption processes. Data Encryption Standard (DES), RC5 and Advanced Encryption Standard (AES) can be named as the most well-known symmetric-key
algorithms. The robustness of this mechanism relies on the symmetric-key being known
merely to the sender and receiver. However, it would be very difficult for the two parties to
exchange a key without compromising the security of the key itself, which in turn, would
endanger both data confidentiality and data authentication. The second problem associated
with symmetric-key cryptography is referred to as the key management problem. Assum-
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ing that the communication medium is shared between n users, since each pair of users
require a different key to establish their own secure communication, n(n − 1)/2 different
keys are requires in total which makes it hard to manage even in mid-size networks.
First introduced in 1976 by Whitfield Diffie and Martin Hellman [1], public-key cryptography is the solution to the key distribution problem. Instead of using single key, publickey cryptography functions using two separate, but mathematically related keys: public
key and private key. Public key is not kept secret, can be freely distributed in the network
of users and is used for the purpose of encryption. Private key, on the other hand, instead
of being shared between the two parties, is held by only one party and is used in decryption process only. The pair of public key and its corresponding private key must be used
together and has a reciprocal relationship such that using the key pair together achieves
the same result as using a symmetrical key twice. It also should be noted that public-key
cryptography has the advantage over symmetric-key cryptography in that it can provide
additional security services such as key-exchange, digital signature, identity authentication
and message integrity verification [2, 3].
Based on the concept of public-key cryptography, three different types of cryptosystems have been proposed so far. RSA [4], ElGamal [5] and Elliptic Curve Cryptography
(ECC) [6, 7]. The security of each of these cryptosystems relies on the difficulty of a hard
mathematical problem known as one-way functions. For example, RSA is based on integer factorization problem and ECC is formed based on Elliptic Curve Discrete Logarithm
Problem (ECDLP). RSA is the first public-key cryptosystem proposed shortly after the
breakthrough of public-key in 1977 and is the most widely used public-key cryptographic
scheme. RSA uses modular arithmetic over large integers of at least 1024 bits which makes
it computationally intensive considering current computers computation power. The emergence of ECC dates back to 1985 when it was independently presented by Koblits [6] and
Miller [7]. In comparison to RSA, this cryptosystem enables the use of much shorter keys
to achieve the same level of security. Table 1.1 compares the key sizes, in bits, for cryp-
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Table 1.1: Security comparison; estimated time for successful brute-force attacks, required
bit sizes for different security levels [2]
Cryptosystem Family (Algorithm)
Security
Security Estimation

Level
(bit)

Symmetric
key (AES,
∗
3DES)

Integer Factorization
(RSA)†

Discrete
Logarithm
(ElGamal)

Elliptic
Curve
(ECDH,
ECDSA)‡

Short term (few days)

56

56

512

512

112

Medium term (few years)

80

80

1024

1024

160

112

112

2048

2048

224

128

128

3072

3072

256

192

192

7680

7680

384

256

256

15360

15360

512

Medium term (few decades)
without quantum computing
Long term (several decades)
even with quantum computing ]
∗

†
‡

]

Triple DES (3DES), consists of three consecutive DES encryptions.
The fastest factoring algorithm used to break RSA is the General Number Field Sieve (GNFS) algorithm.
ECDH: Elliptic Curve DiffieHellman key exchange algorithm, ECDSA: Elliptic Curve Digital Signature
Algorithm. The only known algorithm to attack ECC is the Pollards rho algorithm.
Based on the known quantum computing algorithms in 2010.

tographic protocols that utilized RSA and ElGamal versus ECC. These key sizes are listed
at different levels of comparable security. Three important facts can be observed from the
table: First, the ECC keys are significantly smaller than those of RSA and ElGamal for any
given level of security. Second, the ratio of the key sizes for RSA/ElGamal to the key sizes
for ECC increases from approximately 6 : 1 for 80-bit comparable security level to 30 : 1
for 256-bit level. As a result, the higher security is required, the more efficient ECC becomes compared with the two other public-key schemes. Third, the key lengths of elliptic
curve algorithms are twice as long as those of symmetric algorithms for the same level of
security which reflects the higher computational complexity of the public-key schemes.
Intuitively, a shorter key length can be translated into lower hardware complexities in
terms of the number of required hardware building blocks, computational delay, power
consumption, memory and bandwidth. The capability of establishing equivalent security
levels with shorter key sizes makes ECC appealing for a variety of applications ranging
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from resource-constrained platforms such as Internet of Things (IoT) and Wireless Sensor
Networks (WSN) to compute-intensive applications such as high performance servers to
run Secure Socket Layer (SSL) protocols. It might be of interest to know that the hardest
reported ECC schemes broken to date are associated to the prime field of degree 112 in
July 2009 and extension field of degree 109 in April 2004 [8, 9]. The former took about 6
months on a cluster of more than 200 PlayStation 3 (PS3) game consoles, though as claimed
could have been finished in 3.5 months if the hardware resources were continuously used.
The latter took 17 months on 2600 computers equivalent to the CPU time of an Athlon XP
3200+ working non-stop for about 1200 years. Note that, currently, binary field sizes are
required to be at least 160 bits for ECC applications which would be approximately one
hundred million times harder to solve. Despite the advantages of ECC over other publickey schemes, implementation of ECC in software usually leads to a long computation time,
hence making it difficult to be adopted in real-time or time-sensitive applications.
The realization of an elliptic curve cryptosystem is often described as a hierarchy of
operations which typically can be broken down into four levels as shown in Fig. 1.1. The
top level contains elliptic curve standards and protocols such as Elliptic Curve Digital Signature Algorithm (ECDSA) for authentication and Elliptic Curve Diffie-Hellman (ECDH)
for key-exchange protocol. In ECC, a confidential message is mapped as a point on an Elliptic Curve (EC) and the encryption process moves this point to another point on the curve
corresponding to an encrypted message [10, 3]. The encryption operation is achieved by
elliptic curve scalar multiplication, the most fundamental and dominant operation in ECC,
which forms the next (lower) level. Scalar multiplication is expressed as Q = kP where k
is a positive integer, P and Q are two points on the curve. This operation is performed by
successive use of elliptic curve group operations i.e. Point Addition (PA) and Point Doubling (PD) which fall into the next hierarchical level. Both of the group operations, in turn,
rely on the arithmetic operations in the underlying finite field over which the elliptic curve
is defined such as finite field addition, finite field multiplication and finite field inversion
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Figure 1.1: Design hierarchy for realizing elliptic curve cryptosystems
constructing the bottom-most layer of the hierarchy.
Two most commonly used classes of finite fields in cryptography are prime fields of
degree one (GF (p)) and binary extension fields of degree greater than one (GF (2m )).
The latter is a subclass of a more generalized group of finite fields known as finite prime
extension fields (GF (pm )) where the characteristic p is equal to two and the extension
degree m is greater than one. (More details about finite fields will be presented in Chapter
2). It is been shown that elliptic curve cryptosystems over prime fields can provide the
same level of security as cryptosystems over binary extension fields of degree m when
p ≈ 2m [11]. Nonetheless, binary fields are more attractive for high speed cryptography
applications as the basic field operations addition and multiplication in the underlying field
F2 can be readily realized by a bit-wise XOR and a bit-wise AND operations, respectively.
Interestingly, more complex finite field operations such as field inversion and field exponentiation can be realized as a mix of finite field addition, squaring and multiplication
along with a recursive algorithm. For instance, finite field inversion can be broken down
into a series of finite field multiplications and squarings together with Itoh-Tsujii algorithm
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based on Fermats Little Theorem (FLT) [12]. Finite field addition is a low cost operation
as it can be implemented by a series of XOR gates performing a field addition for each
pair of corresponding coordinates in GF (2). This field operation is a carry-free operation.
The complexity of the squaring operation depends on the basis by which field elements are
represented. In the case of normal basis and redundant basis, squaring operation is realized
by reordering the coordinates of field elements at no hardware cost (for more details about
representation systems see Chapter 2). In the most general case, squaring operation can
be viewed as a special case of multiplication operation when the two operands are equal.
Finite field multiplication, on the other hand, is not only computationally complex but also
one of the most frequently used finite field operations which makes it a key factor for any
cryptosystem based on finite field computations.
Different architectures for finite field multipliers can generally be categorized into bitserial, bit-parallel and digit-level architectures. The first two represent the two extreme
design styles. Given a binary extension field of degree m, bit-level multipliers require m
clock cycles to finish a full multiplication operation. Although they require the maximum
number of clock cycles for computing the product coordinates, they provide the optimal
area utilization and power consumption [13, 14, 15, 16, 17, 18]. Bit-parallel multipliers,
on the other hand, are located at the other extreme end. Utilizing the highest level of
parallelism, multiplication operation in this category is performed very fast and requires
only one clock cycle. However, this is achieved at the cost of a significant increase in
area, power and input/output bandwidth requirements [19, 20, 21, 22, 23]. Finally, digitlevel architectures fill the gap between the two extreme design styles by allowing designers
to strike a balance between area and delay complexities [24, 16, 25, 26, 27, 28, 29, 30].
The area-delay trade-off is made by choosing the number of the bits processed at a time.
Assuming that the digit size is given by w, 1 6 w 6 m, multiplication computation takes
place in w parallel streams requiring dm/we clock cycles. As a result, a larger w will
lead to a higher level of parallelism which, in turn, requires a larger silicon area. On the
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contrary, decreasing the value of w will lead to longer multiplication delay and smaller
area requirement. This flexibility in making a trade-off between area and delay makes the
digit-level architectures the most commonly implemented type of architectures in practice.

1.1

Outline of the Dissertation

The rest of this dissertation is organized as follows. Chapter 2 gives a brief review of the
basic concepts in abstract algebra with a focus on finite fields. At first, basic algebraic
structures such as group, ring and field together with the main associated properties are
explained. Then, the concept of representation systems for finite fields is covered. Three
types of representation systems, namely polynomial basis, normal basis and redundant basis are discussed in detail. For each representation systems, basic arithmetic operations and
their distinct properties are explained. Finally, the relationship between redundant basis
and two important subclasses of normal basis are highlighted.
In Chapter 3, the effect of preloading process on the throughput of the digit-level redundant basis multipliers are explored. In all of existing architectures for redundant basis
multipliers, the coordinates of at least one of the operands must be fully loaded into the
multiplier before the multiplication process begins. However, considering the limited capacity of data bus in practical applications, parallel loading of all the coordinates would not
be possible. Consequently, despite the delay of multiplication computation, the preloading
process has also a negative effect on the multiplication throughput rate. The solution to this
problem would be a type of architecture that takes one digit of each operand simultaneously at each clock cycle. This type of architecture is known as Fully Serial-In Parallel-Out
(FSIPO). In this chapter, an FSIPO architecture for redundant basis multiplication is presented. It is also shown that the cost-free squaring operation in redundant representation
highly facilitates the hardware implementation of this type of architectures. Note that due
to lack of fabricated hardware, the most accurate comparison can only be made by post
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place&route implementations. To draw a fair comparison, all of the digit-level architectures were implemented in 65nm CMOS process for two different practical digit sizes
as Application Specific Integrated Circuit (ASIC) modules. The complexity comparison
shows that the proposed architecture has the smallest area-delay complexity compared to
existing digit-level architectures. It also possesses one of the smallest area requirements
which makes it a good candidate for resource-constrained applications.
Chapter 4 presents two high-speed serial-in parallel-out finite field multiplier using redundant representation. Despite great advantage of redundant representation stemming
from accommodating ring type operations, the main drawback of the this representation
system is that it contains certain amount of redundancy as embedding a finite field in a
larger cyclotomic field is not a one to one mapping operation. As a result, redundant representation requires more bits to represent field elements, thus generally requiring more
hardware resources for hardware implementation. Redundant representation enables significant reduction in architectural complexity for certain classes of finite fields which can
compensate for the inherent redundancy in this representation system. This subclass includes, but is not limited to, all the fields for which type-II optimal normal basis exists.
Another unique feature of the new digit-level architectures is that the critical path delay is
neither dependent on the digit size nor the field size. This feature is highly useful when
utilizing a high level of parallelism to achieve a higher speed in high performance applications. Both proposed architectures possess highly regular structures which make them
suitable for full-custom VLSI implementations. It is shown that significant reduction in
hardware complexities are achieved in comparison to existing digit-level RB architectures.
Finally, hardware realizations of the proposed multipliers in 65nm CMOS process for three
practical digit sizes are also presented.
In Chapter 5, a new design for the main building block of a digit-level reordered normal
basis, referred to as xax-cell, is presented. The new design is developed at the transistor
level in domino logic. Perhaps, the major advantage of domino logic circuits compared to
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static logic circuits is that they can effectively improve the circuit operation speed which
makes them a favorite choice for the critical path of high performance multipliers. However, this improvement is achieved at the cost of significant increase in power dissipation.
Extra power dissipation is associated with higher switching activities of the internal nodes
which is an inherent characteristic of domino logic circuits. The work presented in this
chapter mainly focuses on reduction of the contention current at the beginning of the evaluation phase as it is the second contributing factor in the high power consumption. Several
techniques have been proposed in the open literature to tackle the high power consumption
of the domino circuits. Nonetheless, these techniques would be more effective in the cases
of circuits with very large Pull Down Networks (PDNs) such as 64-bit or 128-bit multiplexers. When integrated with the xax-cell, the relatively large number of transistors used in the
existing techniques in comparison to the total number of transistors used in the design of
the xax-cell imposes significant power and area overhead. It is shown that the performance
of the xax-cell can be improved by employing the proposed domino circuit. Transistorlevel simulation results for a digit-level Reordered Normal Basis (RNB) multiplier shows
that the proposed technique significantly increases the maximum operating frequency and
compares favorably to existing domino techniques in terms of power consumption.
Chapter 6 presents a high-speed power-efficient VLSI implementation of a 233-bit finite field multiplier based on the domino circuit proposed in Chapter 5. The presented
design has a sequential serial-in parallel-out architecture and performs the multiplication
operation using a reordered normal basis (a permutation of type-II optimal normal basis).
Although sequential multipliers boast excellent area utilization, they require m clock cycles
to complete a full multiplication operation. To compensate for this shortcoming, a potential
solution would be to reduce the critical path of the multiplier which, in turn, results in lower
multiplication delay. Exploiting the regular structure of the RNB multiplier, a full-custom
layout implementation of the multiplier in 65nm CMOS technology is presented. The focus of this work is placed on the importance of layout-level implementations. In realization
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of digital circuits, as the technology node scales down less delay and power is expected.
The reason lies in the fact that the smaller the dimensions of transistors become, the less
capacitance has to be charged and discharged. However, the negative effect of interconnect and parasitic capacitances has become a more dominant factor with device shrinkage.
In other words, the gap between schematic and post-layout simulations is widened after
interconnect and parasitic capacitance are taken into considerations and this increases the
difficulties in accurate evaluation of designs when only relying on schematic or synthesis
level simulations. This effect is well reflected by large discrepancies between the characteristics of the schematic level and the layout level implementations of the sequential
multiplier. The post place&route simulations shows that the proposed implementation can
perform multiplication with 31% higher speed than the static CMOS counterpart (also implemented with a full-custom layout) while consuming marginally less power. The size of
the multiplier is currently recommended by the National Institute of Standard and Technology (NIST) for binary field multiplication in Elliptic Curve Cryptography (ECC). The
proposed design methodology can also be used in the implementation of similar finite field
multipliers possessing highly regular architectures.
Finally, Chapter 7 highlights the contributions of the work presented in this dissertation,
followed by some potential future work.
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Chapter 2
Mathematical Preliminaries

2.1

Introduction

This chapter presents a brief review on the mathematical aspects and the concepts relevant
to finite fields and its underlying arithmetic. First, the fundamental algebraic structures
such as group, ring and field together with their basic properties are explained. This is
followed by a short review on two well-known types of finite fields, namely, prime fields
and binary extension field which have broad applications in cryptography. More advanced
topics such as representation bases for binary extension fields are also covered. Polynomial
basis, normal basis and redundant representation are the most frequently used bases in
cryptographic application. In this chapter, these representation systems together with their
associated arithmetic operations are discussed in detail. Finally, the relationship between
redundant representation and two classes of normal basis are clarified at the end of the
chapter. More in-depth reviews of abstract algebra, finite fields, representation systems and
their applications can be found in [1, 2, 3].
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2.2

Algebraic Structures

This section briefly explains the definition and main properties of several fundamental algebraic structures defined in abstract algebra. These concepts are extensively used in the
area of finite field arithmetic and are frequently referred to within the subsequent chapters.

2.2.1

Group [3, 2]

A group is defined as a finite or infinite set of elements (G ) together with a group operator
(∗) by which any two elements can be combined to form a third element. This group is
denoted by (G , ∗) and its operator satisfies the following four properties, also known as
group axioms:
Axiom 2.2.1 (Closure). Group G is a closed set under the group operator ∗, i.e. If a, b ∈ G ,
then the result of a ∗ b ∈ G .
Axiom 2.2.2 (Associativity). The group operator is associative, i.e. If a, b, c ∈ G , then the
result of (a ∗ b) ∗ c is essentially equal to the result of (a ∗ b) ∗ c.
Axiom 2.2.3 (Identity). There exist an identity element I ∈ G which leaves other elements
unchanged when combined with it, i.e. for all a ∈ G , a ∗ I = I ∗ a = a.
Axiom 2.2.4 (Inverse). There exist an inverse element a−1 ∈ G for each a ∈ G , such that
a ∗ a−1 = a−1 ∗ a = 1.
The set of rational integers {. . . , −3, −2, −1, 0, +1, +2, +3, . . . } together with the addition operation ( + ) can be named as the most familiar example of a group and is denoted
by (Z, +).
Finite Groups
The number of elements in a group is called the order of the group. If the order of a group
is a finite number, the group is referred to as a finite group. Assuming that I is the identity
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element of the group, the order of an element a of a finite group G is defined as the smallest
power of n such that an = I.
Commutative Groups
A commutative group (also referred to as an abelian group) is a group that also satisfies the
commutativity property, i.e. for all a, b ∈ G , a ∗ b = b ∗ a.
The set of integer numbers (Z) under binary operation “+” would be the most common
example of an infinite group.

2.2.2

Ring [3, 2]

A ring (short for number ring) is defined as a finite or infinite closed set of elements (R )
together with two binary operations (+, ∗) such that it satisfies the following four conditions:
1. R has a commutativity property with respect to the binary operation “+“.
2. The binary operator ∗ is associative, meaning that if a, b, c ∈ R then
(a ∗ b) ∗ c = (a ∗ b) ∗ c.
3. R has distributive property with respect to its two operations + and ∗.
4. R has an identity element with respect to operation ”+“, i.e. for all a ∈ R there
exists an identity element I also ∈ R such that a ∗ I = I ∗ a = a. This identity element
is called zero element.
Two ring operations ”+” and “∗” are usually interpreted as addition and multiplication
operations respectively. A ring may have an identity element with respect to operation “∗”,
shortly called identity. In that case, for all a ∈ R , there exists an element I in R such
that for all a ∈ R (a 6= 0), I ∗ a = a ∗ I = a. Intuitively, the identity element I is also
represented as “1”.
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A ring may also satisfies multiplicative commutativity, i.e. for all a, b ∈ R , a ∗ b = b ∗
a. A rign is termed commutative ring if the multiplicative commutativity holds.
According to the above definition, a ring must contain at least one element, however it
does not necessarily required to contain a multiplicative identity or to show commutativity
property. The set of integer numbers (Z) under the usual addition and multiplication (+, ×)
can be taken as an example of a commutative ring with the identity element “0”. The set of
integers modulo n, (Zn ), also forms a commutative ring under addition and multiplication
modulo n.

2.2.3

Field [3, 2]

A field is defined as a finite or infinite closed set of elements (F) together with two binary operations (+, ∗) that satisfies the following two properties in addition to the ring’s
properties:
1. F has the commutativity property under the both binary operation “+” and “∗“.
2. Nonzero elements of F form a group with the binary operation ∗ and have multiplicative inverses, i.e. if a ∈ F ( a 6= 0), then there exist an element a−1 in F such that a ∗
a−1 = a−1 ∗ a = 1.
Equivalently, A field is a ring whose nonzero elements form an abelian group under
multiplication. The most common example of a field would be the set of real numbers (R)
under the usual addition and multiplication (+, ×).

2.2.4

Finite Field

A field that contains a finite number of elements is referred to as a finite field. The number
of elements inside a finite field is called the order that field. It is proven that the order
( q ) of a finite field (F) is either a prime number or a power of a prime number (prime
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power), i.e. q = pm , where p is a prime number and m is a positive integer [4]. For a given
q, there exists exactly one finite field of order q, meaning that all fields of the same order
are isomorphic. In other words, two finite fields of order q has the same structure and one
field representation can be obtained by relabeling the elements of the other representation.
Isomorphic fields of order q = pm are denoted as Fpm , or GF(pm ) in honor of Evariste
Galois, a French mathematician who did early work on finite fields. Note that except for
the zero element, the remaining q − 1 elements of GF(pm ) form a multiplicative group and
have multiplicative inverses. In a finite field of order q = pm , p is called the characteristic
of the field and the sum of p copies of any element of the field always equals to zero.

2.2.5

Prime Field

Given two integer numbers a and m ∈ Z, the remainder of dividing a by m is obtained by
applying the modulo m operator to a. Two integers a and b ∈ Z are said to be congruent
modulo m if a mod m = b mod m and are expressed as a ≡ b (mod m). The congruence
class (also known as residue class) of integer a modulo m is the set {a, a ± m, a ± 2m, . . . }
consisting of all the integers congruent to a modulo m, denoted by Zm . Given a prime
number p, the set of residue classes modulo p, ([0 p − 1]), together with addition and
multiplication modulo p as field operations form the prime field of order p denoted by
either notation Fp or GF (p).

2.2.6

Extension Field

Given prime number p, elements in the prime field Fp can be used to span an m dimensional
m
vector space denoted as Fm
p or equivalently GF(p ). A resulting m-dimensional vector

space is called an extension field consisting of pm different elements. In the special case of
p = 2, the extension field is called a binary field or a characteristic-two field.
Finally, note that in the following chapters, two notations of GF (2m ) and F2m are
interchangeably used to describe a binary extension field of degree m.
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2.3

Representation Systems

A GF (2m ) can be viewed as a vector space of dimension m over GF (2) with 2m elements.
In other words, each element of this space can be uniquely represented by m individual coordinates with respect to a basis, each with possible values from the subfield GF (2), which
is limited to the set {0, 1}. A basis is a linearly independent spanning set consisting of m
linearly independent elements, e.g. I = {β0 , β1 , . . . , βm−1 }, such that each element of the
extension field can be uniquely expressed as a linear combination of this set. Let A be an
arbitrary element in GF (2m ) and I be the vector set of a basis in GF (2m ), then A can be
P
represented with respect to I as A = m−1
i=0 ai βi , ai ∈ GF (2) for 0 6 i 6 m − 1. A basis
for the extension field of GF (2m ) can be defined in different mathematically equivalent
ways. From a hardware-oriented point of view, each of these bases has its own pros and
cons. The choice of the basis by which field elements are represented has a major effect on
the efficient implementation of finite field operations. A number of bases over extension
fields has been introduced in the academic literature among which polynomial basis (PB),
Normal Basis (NB) and Redundant Basis (RB) are the most commonly used bases in practice [2, 5, 6, 7]. In what follows, such representation bases are briefly introduced and in
each case the prominent features are highlighted.

2.3.1

Polynomial Basis

Polynomial basis, also referred to as the standard or canonical basis, can be named as
the most common representation basis in software applications. In polynomial basis, the
elements of a binary extension field of degree m are represented in the form of polynomials
of degree at most m − 1, with coefficients in GF (2). Let a basis element β ∈ GF (2m )
be a root of a degree-m irreducible polynomial P (x). Then, the set of powers of the basis
element β, I = {β 0 , β 1 , . . . , β m−2 , β m−1 }, defines a polynomial basis for GF (2m ) [2].
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Using this representation system, any field element A ∈ GF (2m ) can be represented as

2

A = a0 + a1 β + a2 β + · · · + am−1 β

m−1

=

m−1
X

ai β i ,

ai ∈ GF (2).

(2.1)

i=0

It is also common to represent the coordinate sequence in the form of an m-dimensional
vector as (a0 , a1 , a2 , . . . , am−1 ) beginning with the coefficient of the least-degree root at
the left side.
Addition Operation
Addition is the most basic operation in finite field arithmetic. Compared to the other field
operations in polynomial basis, implementation of addition operation requires the least
amount of hardware resources. Assuming that A and B are two field elements in GF (2m )
Pm−1
P
i
i
represented as A = m−1
i=0 bi β respectively, the addition operation
i=0 ai β and B =
can be given by
A+B =

m−1
X

((ai + bi ) mod 2)β i .

(2.2)

i=0

As equation (2.2) suggests, the addition operation in GF (2m ) is a carry-less operation
and can be broken down into coefficient-wise (mod 2)-additions of the corresponding coordinates, carried out in GF (2). From a hardware-oriented point of view, each modular
addition in GF (2) can be realized by utilizing a 2-input XOR gate. As a result, (m − 1)
XOR gates are required to conduct an addition operation in GF (2m ).
Multiplication and Squaring Operations
Let P (x) be the irreducible field polynomial and two field elements A and B ∈ GF (2m )
P
Pm−1
i
j
be represented in polynomial basis as, A = m−1
i=0 ai β and B =
j=0 bj β , respectively.
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Then, the extension field multiplication of A and B in polynomial basis is given by

C = A.B =

m−1
X

i

ai β .

i=0

=

m−1
X

bj β j

(2.3)

j=0

m−1
X m−1
X

ai bj β i+j

(2.4)

i=0 j=0

=

 2m−2
X

`



d` β mod P (x) =

`=0

m−1
X

ck β k

(2.5)

k=0

where
d` =

 X



ai bj mod 2

0 < i, j < m − 1

(2.6)

i+j=`

As can be seen in equations 2.5 and 2.6, when performing finite field multiplication,
two types of modular reductions are required. The first, represented by mod P (x) in 2.5,
performs extension field modular reductions over each of the terms of the resulting polynomial to ensures the degree of each term is less than m. The second, expressed by mod 2,
performs subfield modular reduction over each individual coordinate to ensures they belong
to GF (2). For a given m, there may exist more than one choice of irreducible polynomials
over an extension field of GF (2m ) resulting in different isomorphic structures. However,
certain types of irreducible polynomials such as trinomials, all-one polynomials (AOPs), or
equally spaced polynomials (ESP) may lead to more efficient implementations [8, 9, 10].
There are two basically different approaches for calculating the product of the elements in
binary extension fields using polynomial basis. 1) The classic approach, which is a twostep scheme; 2) the Matrix-vector approach. The former approach begins with performing
a regular multiplication between two polynomials followed by reducing the result modulo
the irreducible polynomial [11]. The latter, on the other hand, combines the both steps of
the classic approach in to a single one by performing vector-by-matrix multiplications and
is known as Mastrovito approach [12, 13]. In general, squaring operation can be viewed as
a special case of the multiplication in which A = B.

21

2. MATHEMATICAL PRELIMINARIES

Apart from the field addition operation, which can be easily realized by a series of XOR
gates as explained earlier, calculating the final results of any field operation requires two
modular reductions in the base and the binary extension fields. Nonetheless, as it will be
shown in the following sections, specific features of the normal and redundant bases can
effectively facilitate hardware implementation of field multiplication and field squaring
operations which is not the case for polynomial basis.

2.3.2

Normal Basis
0

1

Let P (x) be an irreducible polynomial of degree m over GF (2) and I = {β 2 , β 2 , . . . ,
m−1

β2

} be the set of m linearly independent roots of P in GF (2m ). In other words, none

of the subsets of I can add up to zero. Then, the elements of set I form a basis referred
to as normal basis (NB) and β is called a normal element [2]. It can be proven that for
every positive integer m, there exist at least one m-degree irreducible polynomial whose
roots form a normal basis [2]. By choosing set I as the representation basis, a field element
A ∈ GF (2m ), can be expressed by a unique linear combination of the basis elements as

2

A = a0 β + a1 β + · · · + am−1 β

2m−1

=

m−1
X

i

ai β 2 ,

ai ∈ GF (2).

(2.7)

i=0

Addition Operation
Addition using normal basis over binary extension fields is carried out in the same way
explained earlier for polynomial basis. Assuming that field elements A and B ∈ GF (2m )
P
Pm−1
2i
2j
are represented as A = m−1
a
β
and
B
=
respectively, then the sum of
i
i=0
j=0 bj β
the two elements A and B can be calculated as:
A+B =

m−1
X

i

((ai + bi ) mod 2)β 2 .

(2.8)

i=0
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Squaring Operation
The squaring operation in normal basis is of a great interest as it only requires a single
circular shift operation on the coordinates of the field element which can be realized in
hardware at virtually no cost. For example if A is represented using NB as shown in
P
Pm−1
2(i+1)
2i
(2.7), the square of A can be easily calculated as A2 = m−1
a
β
=
i
i=0
i=0 a(i+1) β ,
and implemented by a simple right circular shift on A’s coordinates. More generally, any
n

exponentiation to an integer power of 2, i.e. A2 , n ∈ N can be readily carried out by
circularly moving the coordinates of A, n position to the right. Such powers are extensively
used in the computation of higher level finite field operations such as field inversion.
Multiplication Operation
Let P (x) be the irreducible polynomial of the extension field and two field elements A and
P
2i
and
B ∈ GF (2m ) be represented in normal basis as in equation (2.7), A = m−1
i=0 ai β
Pm−1
2j
B =
j=0 bj β , respectively. Then, the extension field multiplication of A and B in
normal basis can be written as
C = A.B =

m−1
X

2i

ai β .

i=0

=

m−1
X m−1
X

m−1
X

j

bj β 2

(2.9)

j=0
i

j

ai b j β 2 β 2 .

(2.10)

i=0 j=0

(k)

k

i

j

Define δij ∈ F (2) be the coefficient of β 2 in the expansion of the product β 2 · β 2 when
P
i
j
(ij) 2k
represented with respect to the normal basis, as β 2 .β 2 = m−1
k=0 δk β . By making a
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(k)

substitution in (2.10) for δij , it follows that
m−1
X m−1
X

C =

ai b j

i=0 j=0

=

=

(ij)

where δ0

m−1
X

k

(ij)

δk β 2

(2.11)

k=0

m−1
X

m−1
X m−1
X

k=0

i=0 j=0

m−1
X

m−1
X m−1
X

k=0

i=0 j=0

!
(ij)
ai b j δk

k

β2

(2.12)

!
(ij)

ai+k bj+k δ0

k

β2

(2.13)

are the elements of a matrix known as the multiplication matrix, M , expanding
i

j

the product of β 2 .β 2 for all 0 < i, j < m − 1. M is an m × m matrix whose entries belong
to the subfield GF (2). From (2.13), the coordinates of the product C in normal basis can
be obtained by
ck =

m−1
X m−1
X

(ij)

ai+k bj+k δ0 .

(2.14)

i=0 j=0

As an example, consider the binary expansion field of GF (25 ) and the irreducible polynomial P (x) = x5 + x4 + x3 + x + 1. Let β be the root of P (x) generating a normal basis
0

1

2

3

4

5

I = {β 2 , β 2 , β 2 , β 2 , β 2 , β 2 }. Then, the multiplication matrix M can be calculated as

0


0


M = 0


1

0

1 0 0 0
0 1 0
1 1 1
1 0 0
1 0 1





1


0


1

0

(2.15)

Note that the number of different terms in the expansion of equation (2.14) equates
to the number of non-zero entries in the multiplication matrix. This quantity is referred
to as the complexity of normal basis and is denoted by CN . In order to compute each of
the product coordinates, CN (mod 2)-multiplications and CN − 1 (mod 2)-additions are
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required. Different field sizes and the use of different irreducible polynomials may result in
various multiplications complexities. However, in order to achieve the minimum hardware
resources required to implement the multiplication operation, it would be advantageous to
find the field size-irreducible polynomial pairs that results in a smaller CN . Mullin et al.
[14] have shown that for a given m, CN varies between two extreme values of 2m + 1 and
m2 , and is minimal in the case of two subclasses of normal basis, known as type I and II
Optimal Normal Bases (ONB). In the case of type-II ONB, none of the rows or columns of
the multiplication matrix contains more than two non-zero entries.

2.3.3

Redundant Basis

Let β be a primitive nth root of unity in an extension field of GF (2). In other words, β is
the root of P (x) = xn − 1, a polynomial of degree positive integer n. The smallest field
extension over which P (x) decomposes into linear factors is called the nth cyclotomic field
(n)

and is denoted by F2

(n)

[6]. Then, an element A ∈ F2 can be represented by the generator

of this cyclotomic field, β, as
2

A = a0 + a1 β + a2 β + · · · + an−1 β

n−1

=

n−1
X

ai β i ,

ai ∈ GF (2).

(2.16)

i=0

This presentation of the field elements is called redundant representation and the set consisting of the power of β, I = {β 0 , β 1 , β 2 , . . . , β n−1 } is referred to as a Redundant Basis
(RB).
To be able to perform finite field multiplication over a binary extension field using redundant basis, we are particularly interested in the case in which GF (2m ) can be contained
(n)

in F2 . Let GF (2m ) denotes an extension field of characteristic 2. The following theorem describes the relationship between n and m that should be satisfied in order to embed
(n)

GF (2m ) in F2 .
Theorem 2.1. Let n be an odd positive integer greater such that n > m. Then, the binary
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(n)

extension field of GF (2m ) is contained in F2 iff the multiplicative order of 2 modulo n is
divisible by m.
Proof. This theorem is a special case of Theorem 2.47 in [2] where q is equal to 2. As(n)

(n)

suming that d shows the multiplicative order of 2 modulo n, since F2 has degree d, F2

and F2d are isomorphic with respect to each other. The theorem follows as F2d contains
GF (2m ) iff m divides d.
Note that for a given element A ∈ GF (2m ) the representation of (2.16) is not unique,
(n)

i.e. for a given element of F2 expressed by the n-tuple (a0 , a1 , · · · , an−1 ), ai ∈ GF (2),
(n)

there exist other n-tuples in F2

referring to the same element. For instance, let β be a

primitive 5th root of unity. Since, 1 + β + β 2 + · · · + β n−1 = 0, then two coordinate sets
{1, 0, 0, 1, 0} and {0, 1, 1, 0, 1} essentially refer to the same element.
Addition Operation
Addition using normal basis over binary extension fields is carried out in the same way
explained earlier for polynomial basis. Assuming that the extension field GF (2m ) is em(n)

bedded in F2 , and two field elements A and B ∈ GF (2m ) are represented with respect to
Pn−1
P
j
i
a redundant basis as A = n−1
j=0 bj β respectively, then the sum of A
i=0 ai β and B =
and B can be calculated as:
A+B =

n−1
X

((ai + bi ) mod 2)β i .

(2.17)

i=0

Squaring Operation
A unique feature of redundant basis, which highly facilitates the multiplication operation, is
that the basis elements form a cyclic group of order n. This feature eliminates the need for
modular reduction in squaring and multiplication operations which would be the greatest
benefit of using this representation system. Considering the fact that β n = 1,
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Assume that A is represented by redundant basis as shown in (2.16). Considering the
fact that β n = 1, the square of A can be given by
2

A =

n−1
X

2

(ai ) β


i 2

=

n−1
X

2i

ai β =

i=0

i=0

n−1
X

ai β 2i mod n

(2.18)

i=0

which can be carried out by performing a simple permutation over the coordinates of A
without dedicating any specific hardware resources.
Multiplication Operation
Pn−1
ai β i
Let two redundant representation of A and B ∈ GF (2m ) be expressed as A = i=0
P
i
2
n−1
], respectively. Then C,
and B = n−1
j=0 bj β with respect to basis I = [1, β, β , . . . , β
the product of A and B, can be given by

C =A·B =
=

n−1
X
i=0
n−1
X
i=0

(ai βi ) · B
ai

X
n−1

bj β

i+j



j=0

X

n−1
n−1
X
j
=
ai
b(j−i)n β
i=0

=

j=0

n−1  X
n−1
X
j=0


ai b(j−i)n β j ,

(2.19)

i=0

The notation of (j − i)n denotes that (j − i) is to be reduced modulo n. Define, A · B =
P
j
C , n−1
j=0 cj β , then cj can be given by

cj =

n−1
X

ai b(j−i)n ,

j = 0, 1, . . . , n − 1.

(2.20)

i=0

Since n is always greater than the degree of binary extension field, m, embedding
(n)

GF (2m ) in cyclotomic field F2 imposes certain amount of redundancy as redundant rep-
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resentation requires more bits to represent a field element. The number of required bits is
dictated by the size of cyclotomic field in which the underlying field is embedded. Conse(n)

quently, for a given m the minimum value of n such that GF (2m ) can be embedded in F2
is desired.
(m+1)

Remark 2.1. GF (2m ) can be embedded in F2

, (n = m + 1), If there exists an optimal

normal basis of type I for binary extension field of GF (2m ) [7].
(2m+1)

Remark 2.2. GF (2m ) can be embedded in F2

, (n = 2m + 1), If there exists an

optimal normal basis of type II for binary extension field of GF (2m ) [7].
In both normal and redundant bases, squaring operation can be performed by a simple permutation on the coordinates of the field elements. This feature makes them more
efficient for hardware implementations of the digital systems in which field squaring or exponentiation operation is frequently used, e.g. point addition and point doubling in elliptic
curve applications. Moreover, redundant representation is of a special interest due to its
unique feature in accommodating ring type operations. This not only offers virtually free
squaring operation but also eliminates the need for modular reduction in field multiplications.
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Chapter 3
A Fully SIPO Digit-Level Finite Field
Multiplier in F2m Using Redundant Basis

3.1

Introduction

Over the past few years, technological advances in incorporating sensor technologies, processing units and mobile communications in resource-constrained devices have enabled the
emergence and rapid grow of new applications such as Wireless Sensor Networks (WSNs)
and Internet of Things (IoT) [1, 2]. This has elevated the need for optimal implementation of the public-key cryptography scheme as a powerful security technique for providing security services such as data confidentiality, data integrity, digital signature and nonrepudiation. Considering the fact that two out of three well-known cryptosystems, namely,
ElGamal [3] and Elliptic Curve Cryptography (ECC) [4] are based entirely on the finite
field arithmetic rather than the regular arithmetic, finite field computation has become a
key factor in the area of cryptography [5].
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Finite field multiplication is the most frequently used arithmetic operation among basic
field operations as more complex field operations such as field inversion and field exponentiation can be realized by consecutive use of field multiplication. As a result, an efficient
implementation of finite field multipliers plays a major role in the overall performance of
a cryptosystem. One important factor that directly affects the complexity of the finite field
multiplication in hardware realization is the choice of the basis by which the elements of
a finite field are represented. In redundant basis, the cyclotomic field by which the field
elements are represented accommodates ring type operations, thus eliminating the need
for modular reduction when performing multiplication operation. Furthermore, redundant
basis offers a cost-free squaring operation which can be carried out by a single permutation operation over a set of field coordinates, thus making it an interesting choice as a
representation basis.
The idea of employing a larger ring that contains all the elements of a finite field was
first introduces by Drolet [6]. Wu et al. proposed the first architecture for finite field
multiplication using so-called redundant representation (aka Redundant Basis (RB)) in
[7]. Several digit-level architectures have been proposed afterwards in attempts to reduce
the complexities of the RB multipliers in terms of area requirement and/or multiplication
delay including [8, 9, 10, 11].
Depending on how the inputs are fed into a multiplier and how the output coordinates
are generated, existing architectures for digit-level RB multipliers can be categorized into
Serial-In Parallel-Out (SIPO), Parallel-In Serial-Out (PISO) and Parallel-in Parallel-Out
(PIPO). In all of the above architectures, at least one of the input coordinate sets should be
loaded into the multiplier preceding the multiplication computations. For given multiplier
of degree n and data bus of size w, it would take k = d wn e clock cycles to preload the input
register/shift register before the multiplication computation begins. In resource-constrained
applications, the capacity of the internal data bus limits the maximum number of the bits
that can be simultaneously delivered to the multiplier module at each clock cycle. Conse-

32

3. A FULLY SIPO DIGIT-LEVEL FINITE FIELD MULTIPLIER IN F2M USING REDUNDANT BASIS

quently, the preloading process causes additional delay to the multiplication operation, thus
causing a longer multiplication latency.
The solution to this problem would be a type of architecture that takes one digit of each
operand simultaneously at each clock cycle. Inspired by the works done by El-Razouk
et al. [12, 13], in this work, we propose a new architecture for digit-level RB multipliers
that takes one digit of each coordinate sets at each clock cycle (starting from the most
significant digit) and generates the output after k clock cycles. Following the same naming
convention, we refer to this type of architecture as Fully Serial-In Parallel-Out (FSIPO).
Complexity comparisons with the existing digit-level RB architectures suggest that the new
FSIPO architecture offers lower area-delay complexities. The proposed architecture would
be well suited for the applications in which parallel loading of the inputs is not possible due
to a limited internal data bus capacity. To the best of the authors’ knowledge, no FSIPO
architecture has yet been introduced for redundant representation.
The organization of this chapter is as follows: In Section 3.2 a brief review of redundant
representation is given. Section 3.3 presents a new digit-level architecture for RB multiplication. Hardware implementation and performance comparison are discussed in Section
3.4. Finally, concluding remarks are given in Section 3.5.

3.2

A Brief Review of Redundant Basis Representation in
F2m

Let K denote a field of characteristic 2 and f (x) ∈ K[x] be a polynomial defined over K.
The splitting field of polynomial f (x) is a field that contains all of the roots of f (x). Given
f (x) = xn −1, then the corresponding splitting field is referred to as the nth cyclotomic field
(n)

over K and is denoted by F2 . Let β be a primitive nth roots of unity in some extension
(n)

of K. Then, F2

(n)

can be generated by β over K [7] and field element A ∈ F2

can be
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represented as follows
A = a0 + a1 β + a2 β 2 + · · · + an−1 β n−1 , ai ∈ F2 .

(3.1)
(n)

The set {1, β, β 2 , . . . , β n−1 } can be viewed as a basis for any subfield of F2 containing K.
(n)

Note that this representation of A is not unique. For example, for a given element in F2

represented by (a0 , a1 , · · · , an−1 ), ai ∈ F2 , since 1 + β + β 2 + · · · + β n−1 = 0, both of the
n-tuples (a0 , a1 , . . . , an−1 ) and (1 − a0 , 1 − a1 , . . . , 1 − an−1 ) represent the same element.
Thus, basis I = {1, β, β 2 , . . . , β n−1 } is referred to as a Redundant Basis (RB) and (3.1) is
(n)

called a redundant representation of A. Assuming that F2 is the cyclotomic field in which
F2m is embedded, the following relationship between n and m should be satisfied.
(n)

Lemma 3.1. Let n be an odd positive integer greater than m (n ≥ m + 1). Then, F2
containes F2m iff m divides the multiplicative order of 2 modulo n [14].

3.3

Proposed Digit-level FSIPO Multiplier Using Redundant Representation

In this section, the proposed digit-level FSIPO multiplier using redundant representation is
presented. The multiplication process begins once the first digit of the input operands are
fed into the multiplier. Starting from the most significant digit, one digit of each operand
enters the multiplier at each clock cycle. Assuming that the digit size is denoted by w,
the product coordinates are computed after k = d wn e clock cycles. In what follows, the
required formulations are first explained and, based on that, a multiplication algorithm for
the digit-level FSIPO RB multiplier (FSIPO-RB) is presented. Then, a new architecture for
the proposed algorithm is introduced.
Lemma 3.2. Let A ∈ F2m and that its redundant representation is given by (a0 , a1 , . . . , an−1 )
with respect to a redundant basis I = {1, β, β 2 , . . . , β n−1 }. Assume that A is divided into
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k equal digits, w-bit long each, as
A = a0 . . . aw−1 aw . . . a2w−1 . . . a(k−1)w . . . an−1 0 . . . 0
| {z } |
{z
} |
{z
}
A0

A1

Ak−1

Reading one digit from the data bus at each clock cycle (starting from the most significant
digit), A can be reconstructed during k clock cycles using the following recursive formula:
A(`) = Ak−` + (β w A(`−1) ),

` = 1, . . . , k,

(3.2)

where A(0) = 0, (k − `)th digit of A is individually represented with respect to redundant
P
i
(k)
and ` denotes the current clock cycle.
basis as Ak−` = w−1
i=0 aw(k−`)+i β , A = A
Proof. Expanding recursive formula (3.2) into explicit expressions, one can obtain
A = A(k) = A0 + β w (A1 + . . . β w (Ak−2 + β w (Ak−1 )) . . . )
1
X
=
β (k−`)w Ak−` .

(3.3)

`=k

Then, by substituting

Pw−1
i=0

aw(k−`)+i β i for Ak−` in (3.3), we have:

A =

=

w−1
1 X
X
`=k i=0
w−1
X

aw(k−`)+i β w(k−`)+i

i

ai β +

i=0
w−1
X

w−1
X

aw+i β w+i + · · · +

i=0

aw(k−1)+i β w(k−1)+i

i=0

=

n−1
X

ai β i .

i=0

Note that the coordinates of A are padded with zeros for n ≤ i ≤ wk − 1.
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3.3.1

The Proposed Multiplication Algorithm

Using the above lemma, the product of A and B can be expressed as C = A(`) B (`)

`=k

as

follows:
A(k) B (k) =



A0 + (β w A(k−1) ) B0 + (β w B (k−1) )

= A0 B0 + (β w B (k−1) ) +
B0 (β w A(k−1) ) + A(k−1) B (k−1) β 2w .
(`)

Define two intermediate vectors Pi
(`)

Pi

(3.4)

and C (`) , i = 0, 1, . . . , w − 1 as



= aw(k−`)+i B (`) + bw(k−`)+i β w A(`−1) β i

and
C

(`)

=

w−1
X

(3.5)

(`)

Pi + C (`−1) β 2w ,

(3.6)

i=0

where 0 ≤ ` ≤ k denotes the current clock cycle. Note that the length of the first term and
the second term in (3.5) are different in bits. As a result, the addition operation between
the two terms implies that only the first (n − w) coefficients of each term will be added
together and the remaining w coefficients of the first term will remain intact. After k clock
cycles, the value of C (k) will be equal to the product of A and B.
(`)

P roof : By substituting the right side of the equation (3.5) for Pi

and A(`−1) B (`−1) for

C (`−1) , the product equation (3.6) can be rewritten as:

C

(`)

=

w−1 
X


aw(k−`)+i Bk−` + (β w B (`−1) ) +

i=0

bw(k−`)+i β w A(`−1)
=

w−1
X



β i + A(`−1) B (`−1) β 2w


aw(k−`)+i β i Bk−` + (β w B (`−1) ) +

i=0
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w−1
X


bw(k−`)+i β i β w A(`−1) + A(`−1) B (`−1) β 2w

i=0



= Ak−` Bk−` + (β w B (`−1) ) + Bk−` (β w A(`−1) +
A(`−1) B (`−1) β 2w .

(3.7)

Upon computing (3.6) for k clock cycles we arrive at equation (3.4). A new FSIPO
algorithm (MSB first) for digit-level multiplication using RB is given in Algorithm 3.1.
Algorithm 3.1 FSIPO Multiplication Algorithm Using RB
Input: Ak−` , Bk−` , ` = 0, . . . , k, w.r.t. RB
Output: C = A × B = (c0 , . . . , cn−1 ) w.r.t. RB
1:
2:
3:
4:
5:
6:
7:

Initialization: k = d wn e, C (0) = 0
for all values of ` = 1, 2, . . . , k, compute in serial
for all valuesof i = 0, 1, . . . , w − 1, compute in parallel

(`)
Pi = aw(k−`)+i B (`) + bw(k−`)+i (β w A(`−1) ) β i
end forP
(`)
(`−1) 2w
β
C (`) = w−1
i=0 Pi + C
end for

3.3.2

The Proposed Multiplier Architecture

A new multiplication architecture can be readily constructed based on Algorithm 3.1. To
do so, the above algorithm should be considered at a fixed clock cycle as the architecture
remains unchanged over time. Two n-bit shift registers are required to reconstruct two
input operands, A and B, during k clock cycles according to (3.2). For a given i in Step 4,
n AND gates are required to multiply all of the coordinates of operand B (received up to
the `th clock cycle and padded with zeros) by the ith coordinate of the most recently loaded
digit of A. (n − w) additional AND gates are also needed to multiply all of the received
coordinated of A up to the previous clock cycle (padded with zeros) by the ith coordinate
of the most recently loaded digit of B. The addition operation is realized by employing
(n − w) XOR gates. Finally, the resulting (n − w) coefficients are concatenated to the w
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Figure 3.1: Proposed digit-level fully serial-in parallel-out architecture for redundant basis
multipliers
most significant bits of the first set of AND gates and then are multiplied by β i to form
(`)

Pi . Multiplication by β i can be simply carried out by a cost-free permutation operation
(`)

over the coordinates of each Pi .
(`)

During Step 6, all the Pi s are added together by a network of XOR gates. To realize
the accumulation operation used in this step, an n-bit register is utilized to store the product
coordinates. At each clock cycle, the latest computed value of the output is circularly
(`)

shifted by (2w) positions first and is added to the sum of Pi s by an adder chain. Next, the
previous value of the output stored in register C is replaced with the new value of the sum.
Finally, the product coordinates can be read from the output register after k clock cycles.
Fig. 3.1 presents the block diagram of the new architecture constructed based on Algorithm
3.1.
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3.3.3

Architectural Complexities

The area and delay complexities of the proposed multiplier can be calculated from the
architecture shown in Fig. 3.1. As can be seen in the figure, this architecture consists of w
identical building blocks. Inside each block, there exist (2n−w) 2-inpt AND gates followed
(`)

by (n−w) 2-input XOR gates in order to compute Pi . Note that due to an inherent feature
of redundant representation in accommodating ring type operations, multiplication by β i
can be performed by a mere permutation operation over the coordinates without requiring
any logic gate. The addition chain module simultaneously adds up (w + 1) inputs, n-bit
long each, which would require n(w + 1) 2-input XOR gates. The multiplier uses two
n-bit input registers to load and store the multiplication operands and one n-bit register to
incrementally compute the product coordinates during k clock cycles.
The critical path of the proposed multiplier is composed of one AND gate and one XOR
gate for the blocks shown inside the dashed boxes as well as the XOR gates along the path
across the adder chain. If the time delays associated with an AND gate and an XOR gate are
given by TA and TX respectively, the critical path delay will be equal to TA +(1+dlog2 (w+
1)e) TX . Table 3.1 draws a comparison between the complexities of the proposed multiplier
and that of the existing digit-level RB multipliers. The comparison has been made in terms
of number of the required logic cells, critical path delay and multiplication delay (the total
time required to complete one multiplication operation).
Table 3.1: Complexity comparison between digit-level redundant basis architectures
Multiplier

# AND

# XOR

# Reg

Critical Path Delay (Tcp )

Hybrid [7]

wn
wn +
n e)e
dlog2 (d w

w(n − 1)

n
wn +
n e)e
dlog2 (d w

TA + dlog2 (n)eTX

2n
(w + 1)n

TA + dlog2 (w + 1)eTX
TA + TX

n eT
2d w
cp
n eT
2d w
cp + dlog2 weTX

3n

TA + (1 + dlog2 (w + 1)e)TX

n eT
1 + dw
cp

DL-LFSR [10]
Comb [8]
High-Speed [15]
Proposed

wn
wn
(2n − w)w

(2w − 1)n
wn
(2w − 1)n
(n − w)w +
ndlog2 (1 + w)e

TA + TX

Multiplication Delay
n eT
2d w
cp
n eT
2d w
cp

+ dlog2 weTX
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3.4

Hardware Implementation and Comparison

Although making numerical comparison using the information gathered in Table 3.1 would
provide us with an estimation of performance for each RB multipliers, due to lack of fabricated hardware the most accurate comparison can be made after post place-and-route
implementations. Because of this, all of the multipliers listed in Table 3.1 were implemented for two different digit sizes, as a separate ASIC module each. The design flow of
the implementation process is depicted in Fig. 3.2. Initially, Verilog language was used
to describe each multiplier in hardware. The correct functionality of the RTL design was
investigated by simulating the RTL code using NCSim tool. To do so, a set of golden data
consisting of a large set of random input operands and their corresponding product coordinates was generated by a software implementation in MATLAB. Then, at the simulation
stage, the set of golden product coordinates were compared against the outputs of the RTL
design feeding with the same set of operands. After verifying the multiplication results, the
RTL code was synthesized using Design Compiler tool from Synopsys to obtain an optimal
gate-level design. At this stage, another round of gate-level simulation was carried out to
confirm that the functionality did not change during the synthesis stage. Once complete,

Figure 3.2: Design flow used to realize RB multipliers
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Figure 3.3: Final layout of FSIPO RB multiplier (w = 8)
the gate-level netlist was imported to Cadence SoC Encounter in order to perform tasks
such as floorplaning, cell placement, clock tree synthesis, high fan-out nets synthesis and,
finally, routing. A final round of verification was carried out after the routing stage was
done to ensure the correct functionality of the final layout.
For all of the implementations carried out in this work, field size of m = 268 were
used. This field size is the smallest field size greater than 233 for which a type-I optimal
(269)

normal basis exist. This enabled us to embed F268
in cyclotomic field F2
2

, thus keeping

the amount of redundancy minimal. All of the implementations were carried out in 7-Metal
layer 65nm CMOS process from STMicroelectronics. Fig. 3.3 shows an example of final
layout for FSIPO multiplier in which w = 8.
The main hardware characteristics of the implemented multipliers are listed in Table
3.2 including critical path delay, multiplication delay (multiplication latency at the maxi-
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mum operating frequency), total number of logic cells (standard gates) and required area.
Contrary to the bit-level and full-parallel multipliers as two extreme design styles, in digitlevel multipliers there is always a delay-versus-area trade-off. Generally, reducing one of
these balancing factors results in an increase in the other one. To reach a fair comparison,
the area-delay complexities of the multipliers are also listed in the table as a measure of
performance.
A comparison between performances of the RB multipliers can be made under two
different conditions. The first scenario would happen in the case of resource-constrained
processing units where the capacity of the internal data bus is limited. As mentioned earlier,
unlike the proposed multiplier, at least one of the operand coordinate sets is required to be
initially loaded into the multiplier in the case of SIPO, PISO or PIPO architectures. Therefore, the whole data bus is dedicated to only one operand at a time and the multiplication
process begins after the first operand is fully loaded into the input register. In case of the
proposed multiplier, the data bus capacity must be divided between two operands as both
digits of the two operands are required to be loaded simultaneously. Table 3.2 compares
hardware complexities of the RB multipliers for two cases in which the size of data bus is
either equal to 8 or 16. As can be seen in the table, in the both cases the proposed multiplier
outperforms the others when considering area-delay product as a measure of comparison.
The area-delay product decreases between 10% to 48% when the data bus is limited to 8 bits
and shows 15% to 55% reduction when the width of the data bus is equal to 16. It should
be also noted that the proposed multiplier possesses the second smallest architecture in the
list, requiring marginally larger area than the most compact RB multiplier, which makes it
a potential candidate for resource-constrained applications.
In terms of multiplication delay, the new architecture falls in a mid-range category.
Contrary to DL-LFSR and High-speed multipliers in which the critical paths are independent of the digit size or field size, as shown in Fig. 3.1, the critical path of the SIPO
multiplier is dependent on the digit size. The larger the digit size becomes, the greater the
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Hybrid [7]
DL-LFSR [10]
Comb [8]
High-speed [15]
FSIPO-RB

Hybrid [7]
DL-LFSR [10]
Comb [8]
High-speed [15]
FSIPO-RB

Architecture

8

16

4

8

w

16

8

Data Bus
Width (bit)

1.784
1.054
1.362
1.026
1.417

1.511
0.955
1.218
0.889
1.287

Critical Path Delay
Post Place&Route (ns)
# Logic
Elements
6, 343
14, 711
8, 495
12, 715
8, 410
11, 226
28, 686
18, 350
28, 373
16, 297

Multiplication
Delay (ns)
102.75
64.94
82.82
60.50
87.52
60.66
35.88
46.31
34.92
48.18

68, 877
152, 164
87, 261
154, 786
73, 032

37, 996
78, 951
46, 247
76, 511
39, 707

Multiplier
Area (µm2 )

Area × Delay
(relative)
112%
148%
110%
133%
100%
119%
155%
115%
154%
100%

Area × Delay
(ns × µm2 )
3, 904, 089
5, 129, 446
3, 830, 177
4, 628, 916
3, 475, 157
4, 178, 079
5, 459, 644
4, 041, 057
5, 405, 127
3, 518, 682

Table 3.2: Details of ASIC implementations for the digit-level RB multipliers listed in table 3.1 for F2268
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number of the parallel building blocks in the structure of the FSIPO multiplier will be, and a
longer adder change will be accordingly required to realize the sum in Step 6 of Algorithm
3.1.
In the second scenario, the comparison is made between the same digit-size multipliers.
Under this assumption, preloading and multiplication processes of the existing multipliers
take twice as many clock cycles as that of the proposal as the preloading process is bypassed
in the new architecture. For instance, take the example in which the digit sizes of the
multipliers are equal to 8. As can be seen in Table 3.2, multiplication delay of 8-bit FSIPO
multiplier is equal to 48.18 ns, 20.4% less than the most comparable 8-bit multiplier in
the list. In terms of overall performance, the area-delay product of the new architecture is
3, 518, 682 which compares favorably, though marginally, to other architectures.

3.5

Conclusion

A new digit-level Fully Serial-In Parallel-Out finite field multiplier using Redundant Basis (FSIPO-RB) in F2m was proposed. Contrary to SIPO, PISO and PIPO architectures
in which at least one of the operands should be fully loaded into the multiplier preceding
the multiplication computations, the proposed multiplier concurrently takes one digit of
each operand at each clock cycle. This enables the multiplier to significantly reduce the
total number of the required clock cycles for each multiplication operation by bypassing
the preloading process. VLSI implementation of the proposed architecture together with
several existing architectures was also presented. Post route-and-place complexity comparison showed that the new architecture offers a better performance in terms of area-delay
complexities in comparison with the existing architectures using the same basis.
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Chapter 4
Digit-Level SIPO Multiplier Using
Redundant Basis for a Class of Finite
Fields

4.1

Introduction

Finite field computation has recently gained growing attention due to its wide range of
applications in coding theory, error control coding and especially in cryptography where
ElGamal [1] and Elliptic Curve Cryptography (ECC)[2], two out of the three well-known
cryptosystems, are based on finite field arithmetic [3]. Finite field computation is performed using arithmetic operations in the underlying finite field. Among the basic field operations, multiplication plays a fundamental role as more complicated operations, namely
field exponentiation and field inversion can be carried out with consecutive use of field
multiplication [4, 5, 2].
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Similar to linear algebra, the concept of representation bases is also used in finite field
arithmetic to represent field elements. The choice of representation system –mainly affected by the hardware in use and the requirements of the cryptosystem, has a great impact
on computational performance. A few number of representation systems for extension binary fields have been proposed in literature such as Polynomial Basis (PB) [6], Normal
Basis (NB) [7], Redundant Basis (RB) [8] and Dual Basis (DB) [9]. In both normal basis
and redundant representation, squaring operation can be performed by applying a simple
permutation operation on the coordinates. This makes them more efficient for hardware
implementations of cryptographic algorithms that utilize frequent squaring or exponentiation such as point addition/doubling in elliptic curve cryptography. Moreover, redundant
representation is of a special interest due to its unique feature in accommodating ring type
operations. This not only offers almost cost-free squaring operation but also eliminates the
need for modular reduction in multiplication.
The idea of embedding a field in a larger ring was first put forward by Gao et al. for
performing fast multiplication using normal basis [10, 11]. Later on, Wu et al. introduced
redundant representation, also known as redundant basis, and finite field multiplication
using this representation system in [8]. In efforts to increase the multiplication speed or to
reduce the hardware complexities several architectures have been proposed afterwards such
as comb-style architecture [12] and linear feedback shift register-based architectures [13,
14]. More recently, Xie et al. [15] proposed a recursive decomposition scheme for digitlevel serial/parallel structures to achieve less area-time-power complexities.
Despite the structure of the architecture in use, the main drawback of redundant representation is that it contains a certain amount of redundancy as embedding size m field F2m
(n)

in size n cyclotomic field F2 , (n > m), is not a one to one mapping operation. As a result,
redundant representation requires more bits to represent a field element where the number
of representation bits depends on the size of the cyclotomic field in which the underlying
field is embedded. In this work, our focus is on digit-level architectures for redundant basis
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multipliers. We show that a specific feature of redundant representation can be used for a
class of finite fields to significantly reduce the architectural complexity of RB multipliers
to compensate for the inherent redundancy in this representation system. Two variants of
multiplication algorithms along with their corresponding architecture are presented. It is
shown that the proposed architectures have highly regular structures and thus suitable for
hardware implementation. Comparisons with existing digit-level RB architectures reveal
that both of the proposed architectures outperform other RB architectures when considering
area-delay product as a measure of performance. A comparison between the performances
of the proposed multipliers with those of several Optimal Normal Basis (ONB) multipliers
is also given. Finally, hardware realizations of the proposed multipliers for three practical
digit sizes are presented.
The organization of this chapter is as follows: Section 4.2 contains a brief review of
redundant basis and finite field multiplication using this representation system. In Section
4.3 two new digit-level algorithms and the associated architectures for RB multiplication
are presented. The architectural complexity and performance comparison are discussed in
Section 4.4 followed by the details of VLSI implementations of three practical digit size
multipliers in Section 4.5. Concluding remarks are given in Section 4.6.

4.2
4.2.1

A Brief Review of Redundant Representation in F2m
Redundant Representation for F2m

Let F2 denote a field of characteristic 2 and xn − 1 be a polynomial of degree positive
(n)

integer n over F2 . Then, the splitting field of xn − 1, denoted by F2 , is called the nth
cyclotomic field over F2 . Let β be a primitive nth root of unity in an extension field of F2 .
(n)

(n)

Then, F2 is generated by β over F2 and elements of F2 can be represented in the form of
A = a0 + a1 β + a2 β 2 + · · · + an−1 β n−1 , ai ∈ F2 .

(4.1)
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(n)

This representation of A is not unique, i.e. for a given element of F2

represented by

n-tuple (a0 , a1 , · · · , an−1 ), ai ∈ F2 , there exist different tuples representing the same element. For instance, since 1 + β + β 2 + · · · + β n−1 = 0, both of the n-tuples (0, 0, . . . , 0)
and (1, 1, · · · , 1) represent the identity element of the field with respect to operation ”+“,
namely ”0“. Therefore, (4.1) is called a redundant representation of A and I = {1, β, β 2 , . . . ,
(n)

β n−1 } is referred to as a Redundant Basis (RB) for any subfield of F2 [8]. In order for a
(n)

field of characteristic two, F2m , to be embedded in F2 the following relationship between
n and m should be satisfied.
Theorem 4.1. Let n be an odd positive integer greater than m. Then, F2m is contained in
(n)

F2 iff m divides the multiplicative order of 2 modulo n.
Proof. This is a special case of Theorem 2.47 in [16] where q is equal to 2. Let d be the
(n)

(n)

multiplicative order of 2 modulo n. Then, F2 has degree d, so F2 and F2d are isomorphic
with respect to each other. The theorem follows as F2m is contained in F2d iff m | d.

4.2.2

Multiplication Using Redundant Representation in F2m

One of the unique advantages of using redundant basis in finite field arithmetic is that it
eliminates the need for modular reduction in multiplication operation. This useful feature
stems from the fact that the basis elements 1, β, β 2 , . . . , β n−1 form a cyclic group of order
n. As a direct result,


β i+1 i 6= n − 1,
i
β.β =
 1 i = n − 1.

(4.2)

Let field elements A and B ∈ F2m be expressed with respect to (w.r.t.) the redundant basis
I = {1, β, β 2 , . . . , β n−1 } as

A=

n−1
X
i=0

ai β i , and B =

n−1
X

bi β i

i=0
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respectively, where ai , bi ∈ F2 . Note that n ≥ m + 1 and β n = 1. Then C, the product of
A and B, can be given by

C =A·B =

n−1
X

(ai βi ) · B

i=0


X
n−1
n−1
X
i+j
=
ai
bj β

=

i=0

j=0

n−1
X

X
n−1

i=0

=

ai



j=0

n−1  X
n−1
X
j=0

b(j−i)n β

j


ai b(j−i)n β j ,

(4.3)

i=0

where (j − i)n denotes that (j − i) is to be reduced modulo n. Define, A · B = C ,
Pn−1
j
j=0 cj β , then cj can be given by

cj =

n−1
X

ai b(j−i)n ,

j = 0, 1, . . . , n − 1.

(4.4)

i=0

4.3

Proposed Digit-level SIPO Multipliers Using Redundant Representation

In this section we first present a new algorithm for redundant basis multiplication. Based
on this algorithm, we propose two new optimized digit-level SIPO architectures. These
architectures are adopted for a class of finite fields in which n can be expressed as n =
T m + 1 where T ≥ 2 and is an even number. As we will see in the following section,
this condition enables us to devise an architecture that significantly reduces the complexity
of the multiplier. The following theorem describes a specific feature that results from the
above-mentioned condition.
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Theorem 4.2. Let A ∈ F2m and assume that its redundant representation is given by
(a0 , a1 , . . . , an−1 ) with respect to redundant basis I over F2m . If n can be expressed as
T m + 1, assuming that T > 2 and is even, then,
k = 1, 2, . . . , n − 1.

ak = an−k ,

(4.5)

Proof. This theorem is a direct result of Lemma 2 in [8] when the relationship between
intermediate basis I4 = {β, β 2 , . . . , β mT } and redundant basis I is described as I = {1 ∪
I4 }.
The degree of smallest cyclotomic field that contains F2m can be calculated using Algorithm 1 presented in [17]. For ECC applications, field sizes are recommended to be selected
(n)

Table 4.1: Smallest cyclotomic field F2 that contains F2m for 150 < m < 250, when n
can be expressed as n = T m + 1, T > 2 and even ∗
m

n

T

m

n

T

m

n

T

m

n

T

151
152
153
154
155
157
158
161
163
165
167
169
170
173
174
175

907
1217
613
617
311
1571
317
967
635
661
2339
677
1021
347
349
701

6
8
4
4
2
10
2
6
4
4
14
4
6
2
2
4

176
177
179
181
183
185
186
187
189
191
192
193
194
197
199
200

1409
709
359
1087
367
1481
373
1123
379
383
769
773
389
3547
797
401

8
4
2
6
2
8
2
6
2
2
4
4
2
18
4
2

201
202
204
205
207
208
209
211
213
215
216
217
219
221
223
224

1609
809
409
821
829
2081
419
2111
853
1291
1297
1303
877
443
2677
449

8
4
2
4
4
10
2
10
4
6
6
6
4
2
12
2

227
229
230
231
232
233
235
237
239
241
243
245
247
248

5449
2749
461
463
929
467
941
1423
479
1447
487
491
1483
1489

24
12
2
2
4
2
4
6
2
6
2
2
6
6

∗

The information presented in the table above is extracted from a more inclusive
table in [8] and can be calculated using the algorithm presented in [17].
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within the range of 150 to 600 according to the security standards [18]. It can be shown,
via [17], that Theorem 4.2 covers over 60% of all finite fields within the practical range.
As an example, for the first 100 fields in the aforementioned range, the orders of smallest
cyclotomic fields that contain F2m for a subset of fields that the relationship between n and
m satisfies the requirement of Theorem 4.2 are listed in Table 4.1.

4.3.1

Proposed Digit-Level RB Multiplication Algorithm, Type−a

Assume w, 1 6 w 6

n−1
,
2

denotes the digit size of the multiplier. Excluding a0 from the

coordinate set let the rest of the coordinates be equally divided into 2w parts, d-bit long
each, where d = d n−1
e as
2w
A = a0 a1 . . . ad ad+1 . . . a2d . . . a(2w−1)d+1 . . . an−1 0 . . . 0
| {z } | {z } |
{z
}
A0

A1

A2w−1

Note that the outside of the coordinate set is padded with zero. Replace subscript i of ai
in (4.4) with kd + ` for 0 6 k 6 2w − 1 and 1 6 ` 6 d. The product coefficient cj ,
j = 0, 1, . . . , n − 1, can be rewritten as

c j = a0 b j +

2w−1
d
XX

a(kd+`) b(j−kd−`) .

(4.6)

k=0 `=1

Based on the definition of d, we have:

n−1
2w

<d6

n−1
2w

+ 1. As a result, the upper bound

of the subscript kd + ` in the above double summation falls within the range of n − 1 to
n − 1 + 2w and thus all the nonzero terms of the product coefficient cj is included in (4.6).
Under the required conditions of Theorem 4.2, the last T2m coordinates of a field element
are mirror reflections of the first

Tm
2

coordinates. A new function m(i) can be utilized to

map the set of integers used in the subscript of the coordinates to the set {0, 1, . . . , n−1
},
2

53

4. DIGIT-LEVEL SIPO MULTIPLIER USING REDUNDANT BASIS FOR A CLASS OF FINITE FIELDS

as follows


 i mod n
m(i) =
 n − i mod n

Now assume that âi , 0 6 i 6

n−1
2

0 6 i mod n 6

(4.7)

Otherwise.

denotes the first


 a
i
âi =
 0

n−1
,
2

n+1
2

06i6

coordinates of A, as
n−1
,
2

(4.8)

Otherwise.

Taking into account (4.7) and (4.8), Equation (4.6) can be rewritten as

cj = a0 bj +

w−1 X
d
X

â(kd+`) bm(j−kd−`)

k=0 `=1

+

w−1
X

n−1
+d
2

X

a(kd+`) bm(j−kd−`)

(4.9)

k=0 `= n−1 +1
2

= a0 bj +
+

w−1 X
d
X

â(kd+`) bm(j−kd−`)

k=0 `=1
0
1
X
X

â(kd+`) bm(j+kd+`)

(4.10)

k=w−1 `=d

= a0 b j +

w−1 X
d
X

â(kd+`) [bm(j−kd−`) + bm(j+kd+`) ]

(4.11)

k=0 `=1

for j = 0, 1, . . . , n − 1. In the last term of (4.10), a is replaced with â due to the fact that
coordinates ai for i =

n+1
2

to n − 1 are equal to their corresponding âi for i =

n−1
2

to 1.

Also, from (4.7) it is clear that bm(j− n+1 ) = bm(j+ n−1 ) and bm(j−(n−1)) = bj+1 .
2

2

The complexity of multiplication operation carried out using (4.11) can be further reduced by utilizing the following lemma.
Lemma 4.1. Assume that field element E ∈ F2m is represented by (e0 , e1 , . . . , en−1 ), ei ∈
F2 with respect to I = {1, β, . . . , β n−1 } and that I is a redundant basis for F2m over F2 .
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Then,
E = e0 + e1 β + · · · + en−1 β n−1
= (1 + e0 ) + (1 + e1 )β + · · · + (1 + en−1 )β n−1 .

(4.12)

Proof. Since the set of powers of primitive nth root of unity, i.e. {β i , 0 6 i 6 n − 1}, form
a cyclic group of order n then β n = 1 and 1 + β + β 2 + · · · + β n−1 = 0 accordingly.
Taking into consideration (4.12), term a0 bj can be removed from equation (4.11). If
coordinate a0 is equal to zero then the original representation of A is used without being
changed. Otherwise, in case a0 = 1, A complement can be used instead of A without
having any effect on the multiplication operation. As a result, the product coefficient cj can
be obtained as
cj =

w−1 X
d
X

â(kd+`) [bm(j−kd−`) + bm(j+kd+`) ].

(4.13)

k=0 `=1

Assuming that a0 = 0, it can be shown that c0 will be equal to zero too. Substituting
zero for j in (4.13) and according to the definition of function m(i) in (4.7) we have:

c0 =

d
w−1 X
X

â(kd+`) [bm(−kd−`) + bm(kd+`) ]

k=0 `=1

=

w−1 X
d
X

â(kd+`) [bm(kd+`) + bm(kd+`) ] = 0.

k=0 `=1

Using (4.13), it can be easily proven that cn−j = cj for j = 1, 2, . . . , n − 1:

cn−j =
=

w−1 X
d
X
k=0 `=1
d
w−1
XX

â(kd+`) [bm(n−j−kd−`) + bm(n−j+kd+`) ]
â(kd+`) [bm(−j−kd−`) + bm(−j+kd+`) ]

k=0 `=1
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The definition of function m(i) in (4.7) implies that m(n − i) = m(−i) = m(i), hence

cn−j =

w−1 X
d
X

â(kd+`) [bm(j+kd+`) + bm(j−kd−`) ]

k=0 `=1

= cj .
In order to obtain a digit-level multiplication algorithm, first decompose (4.13) into two
double summations as,

cj =

w−1 X
d
X
k=0

d
w−1 X
X
â(kd+`) bm(j+kd+`) .
â(kd+`) bm(j−kd−`) +
|
|
{z
}
{z
}
`=1
k=0 `=1
P`

(`)

(4.14)

Q`

(`)

and k = 0, 1, . . . , w−1, as follows:
Then, define two signals pj,k and qj,k , j = 1, 2, . . . , n−1
2


p(0) = 0 and p(`) = p(`−1) + â(kd+`) bm(j−kd−`) ,
j,k
j,k
j,k

(4.15)


q (0) = 0 and q (`) = q (`−1) + â(kd+`) bm(j+kd+`) .
j,k
j,k
j,k
(`)

(`)

where ` = 1, 2, . . . , d indicates the current clock cycle. pj,k and qj,k hold the sum of inner
products of certain coordinates of A and B (denoted by P` and Q` in (4.14)) up to the `th
(d)

(d)

clock cycle. After d clock cycles, the values of signals pj,k and qj,k would be equal to:

P

p(d) = d â(kd+`) bm(j−kd−`) ,
j,k
`=1

q (d) = Pd â(kd+`) bm(j+kd+`) .
j,k
`=1

(4.16)

comparing (4.16) with (4.13), it follows:

cj =

w−1
X

(d)

(d)

[pj,k + qj,k ].

(4.17)

k=0
(`)

(`)

If the values of pj,k and qj,k can be calculated and accumulated for all the values of j
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and k at each clock cycle, then it takes d = d n−1
e clock cycles to obtain all the product
2w
coefficients. Algorithm 4.1 describes the multiplication process in more detail. To perform
arithmetic operations in binary field F2 , one XOR gate and one AND gate are required
to realize a bit-wise addition and a bit-wise multiplication respectively. In Step 5 of the
algorithm, for given j and k, an AND gate is used to multiply one bit of each input operands
together and then an XOR gate is required to perform addition operation. Step 6 could also
be implemented using one XOR and one AND gate in a similar way to Step 5. A pair of flipAlgorithm 4.1 Digit-Level RB multiplication algorithm where n can be expressed as n =
T m + 1, T > 2 and even
Input: A = (a1 , . . . , a n−1 ), B = (b0 , . . . , b n−1 ), w.r.t. RB
2
2
Input: C = A × B = (c0 , . . . , c n−1 ) w.r.t. RB
2

1:
2:
3:
4:
5:
6:
7:
8:
9:
10:

(0)
pj,k

(0)
qj,k

Initialization:
= 0,
= 0, for j = 1, 2, . . . , n−1
and k = 0, 1, . . . , w − 1
2
for all values of j = 1, 2, . . . , n−1
,
compute
in
parallel
2
for all values of k = 0, 1, . . . , w − 1, compute in parallel
for ` = 1 to d compute in serial
(`)
(`−1)
pj,k = pj,k + â(kd+`) bm(j−kd−`)
(`)

(`−1)

qj,k = qj,k + â(kd+`) bm(j+kd+`)
end for
P
(d)
(d)
cj = w−1
k=0 [pj,k + qj,k ]
end for
end for
(`)

(`)

flops is also required for given j and k to store the values of two signals pj,k and qj,k after
each clock cycle. Note that Steps 5 and 6 of the multiplication algorithm are computed in
parallel at each clock cycle, while the resulting values are accumulated throughout ` clock
cycles in serial. Finally, the accumulation in Step 8 is computed right after the dth clock
(d)

(d)

cycle. For a given j, w pairs of intermediate signals pj,k and qj,k (for k from 0 to w − 1)
are to be added together to form the final value of the corresponding product coordinate.
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4.3.2

New Multiplier Architecture, DL-RB-a

An architecture for the proposed multiplier can be constructed based on the steps described
in Algorithm 4.1 at ` = 1. Fig. 4.1 presents the proposed architecture, hereafter referred to
as Digit-Level Redundant Basis type−a multiplier (DL-RB-a). From top to bottom, the architecture consists of an n-bit circular shift register which should be initialized with the coordinates of operand B. This shift register provides inputs to a wire expansion module with
n inputs and w(n − 1) outputs followed by

(n−1)
2

identical modules (M1 , M2 , . . . , M n−1 )
2

shown inside the dashed boxes. At the bottom, there is a network of XOR gates adding 2w
outputs of each module Mj together to form output coordinates.
R
b1

bn- bn- bn- bn- bn- bn-

b2

5
2

3
2

1
2

1
2

3
2

b2 b1 b0

5
2

n

Wire Expansion Module

2w

2w

... , 0, aé(n-1)/2wù , ... a2, a1

,a(w-1)é(n-1)/2wù+2 ,a(w-1)é(n-1)/2wù+1
... , 0, a(w)é(n-1)/2wù ...
AND

(ℓ)
p1,0

(ℓ)
q1,0

(ℓ)
p1,w-1

(ℓ)
q1,w-1

(ℓ)
pn-1,0

(ℓ)
qn-1,0

2

2

(ℓ)
pn-1,w-1

(ℓ)
qn-1,w-1

2

2

XOR
flip-flop

2w

M1

M n-1

2w

2

c1 = cn-1

cn-1 = cn+1
2

2

Figure 4.1: Proposed architecture for digit-level SIPO RB multiplier, DL-RB-a
Each module Mj is made of a layer of 2w AND gates receiving the outputs of the wire
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expansion module as their first input set. The second input set is received from certain
bits of operand A in a digit-serial fashion. Each AND gate is followed by an XOR gate
connected immediately to a flip-flop. The output of the flip-flop is fed back to the XOR
gate forming an accumulation unit together. Two AND gates along with their respective
accumulation units form a structure responsible to realize the operations performed in Steps
5 and 6 of Algorithm 4.1. One of these structures is shown in the figure inside a dotted block
for j = 0 and k = 0. In total, the proposed architecture contains w( n−1
) such structures,
2
each of which consists of two AND gates, two XOR gates and two flip-flops to generate
(`)

(`)

and store pj,k and qj,k in each clock cycle.
As mentioned earlier, input A should be fed into the multiplier in a digit-serial fashion
(comb style). According to equation (4.13), the multiplication operation is performed using âi coefficients which are necessarily equal to the
coordinate number 1 to

n−1
.
2

n−1
2

coordinates of A starting from

We will refer to this set of coordinates of A as Â. Let Â be

divided into w parts of length d in the same way we did earlier for A, as
Â = â1 . . . âd âd+1 . . . â2d . . . â(w−1)d+1 . . . â n−1 0 . . . 0 .
| {z } | {z } |
{z 2
}
Â0

Note that Â is padded with wd −

Â1

n−1
2

Âw−1

zeros in the most significant word. In the first clock

cycle, the first bits of every word, i.e. a1 , ad+1 , . . . , a(w−1)d+1 form an input set to the
multiplier. In the second clock cycle, the inputs would be the set of second bits of every
word, a2 , ad+2 , . . . , a(w−1)d+2 , so on and so forth.
For given j and k, in each clock cycle, the variable of function m in bm(j−kd−`) decreases
by one in Step 5. An n-bit circular shift register can be used, as shown in Fig. 4.2 by R1, to
generate the required coefficients in Step 5. This circular shift register should be initially
loaded as, from left to right, bn−1 , bn−2 , . . . , b0 . On the contrary, the variable of function m
in operand bm(j+kd+`) in Step 6 increases by one in each clock cycle. In this case, a similar
circular shift register, namely R2, with the same initial contents but with the opposite shift
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R1:

R2:

bn-1 bn-2

bn+ bn- bn-

bn-1 bn-2

bn+ bn- bn-

1

1

b1 b0

3
2

1
2

2

b1 b0

3
2

1
2

2

R:

b1

b2

bn- bn- bn- bn3
2

1
2

b1 b0

Bit number:

n-1

n-2

n+3

n+1

n-1

n-3

1

2

2

2

2

1
2

3
2

0

Figure 4.2: Circular n-bit shift register to store coordinates of operand B
direction should be utilized to produce the required coefficients. Nonetheless, because of
the symmetry property explained in Theorem 4.2 and the use of mapping function m, only
one circular shift register of length n would suffice to facilitate both operations of Steps 5
and 6. Assume that the upper half of register R is initialized with equivalent coordinates
from the lower half of operand B in the way shown in Fig. 4.2. Since m(i) = m(n − i),
an increase/decrease by one in the variable of function m within the range of
would be equal to a decrease/increase by one within the range of

n−1
2

n+1
2

to n

to 0. Also, since

m(−i) = m(i) an increase/decrease by one in the variable of function m within the range
of − n+1
to 0 would be equal to a decrease/increase by one within the range of 0 to
2

n−1
.
2

Consequently, the lower half of register R is used when an initial decrease in the lower half
or an initial increase in the upper half of B is required and the upper half of register R is
used when an initial increase in the lower half or an initial decrease in the upper half of B
is needed.
Take an example in which j = 5 and k = 0. At the first clock cycle, the value of
function m in Step 5 is equal to m(5 − 1) = 4. It decreases by one in each clock cycle up to
the 5th cycle and will increase by one at each cycle afterwards (m(5 − 2) = 3, . . . , m(5 −
5) = 0, m(5 − 6) = m(−1) = 1, . . . ). The similar function value in Step 6, is initially
equal to m(5 + 1) = 6 at the first clock cycle. It increases by one in each clock cycle up
− 5)th cycle, and will decrease by one at each cycle afterwards (m(5 + 2) =
to the ( n−1
2
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7, . . . , m( n+1
)=
2
(`)

produce p5,0 and

n−1
, m( n+3
) = n−3
, . . . ).
2
2
2
(`)
q5,0 respectively.

As a result, R4 and Rn−6 should be used to

As can be seen in Fig. 4.1, the number of AND gates exceeds the number of flip-flops
in register R. The role of wire expansion module with n inputs and w(n − 1) outputs
is to receive input bits from register R and to deliver them to AND gates as follows: for
(`)

(`)

given j and k, inputs to pj,k and qj,k should be connected to Rm(j−kd−1) and Rm(j+kd+1)
respectively. It is evident that what wire expansion module does, is nothing but permuting
and reordering the input bits and that it does not contain any logic gates.
Depending on the choices of n and w, the complexity of the multiplier may be reduced
one step further. Recall that d = d n−1
e, so
2w
that d(w − 1) >

n−1
2

of j, 1 6 j 6

n−1
.
2

(d)

then both pj,w−1 and

n−1
2w
(d)
pj,w−1

6 d <

n−1
2w

+ 1. If w is chosen such

in (4.16) become zero for all the values

The reason lies in the fact that under the above condition (or in

other words the use of 2w instead of w in the denominator of d), subscript kd + ` of â for
k = w − 1 become greater than

n−1
2

for all the values of ` from 1 to d. Consequently,

the last pair of accumulation units along with their respective AND gates can be discarded
from all modules Mj . For example, when m = 233, n = 2m + 1 = 467 and w = 32,
d = d466/64e = 8 and (w−1)d = 248 which is greater than 233. Likewise, (w−2)d = 240
and is still greater than 233. In this case, each module Mj only needs to contain w − 2 pairs
(`)

(`)

of AND-XOR-Flop units to generate pj,k and qj,k , 0 6 k 6 w − 3. In the rest of this paper,
the notation w̃ will be used in place of w to denote the number of the parallel branches
required in each module Mj . w̃ can be defined as follows:

n − 1
w̃ = arg max (w − 1)d (w − 1)d <
2
w∈N

(4.18)

A noteworthy feature of the proposed architecture is that the critical path of the multiplier is independent of the field size (m), the degree of the cyclotomic field (n) and the
digit size (w). The length of critical path in terms of the number of logic gates used remains
constant regardless of the number of flip-flops in register R and the values of j and k. As
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the wire expansion module does not require logic cells, the critical path is composed of one
AND gate and one XOR gate. Assuming TA and Tx denote the time delays required by a
two-input AND gate and a two-input XOR gate respectively, the critical path delay is equal
to Tcp = TA + TX . Note that the XOR network shown at the bottom of Fig. 4.1 is not part
of the critical path of the multiplier as the summation in Step 8 of Algorithm 4.1 is only
needed to be performed once at the end of the multiplication operation. As a result, the
product coordinates will not be available immediately after d clock cycles. It takes another
time delay of dlog2 2weTX associated with the binary tree of (2w −1) two-input XOR gates
before the product coordinates can be read from the output end. One simple way to provide
enough time until the outputs are stabilized is to pad each input sequence Â0 , Â1 , . . . , Âw−1
with dex zeros, where dex is the number of extra clock cycles needed after the operations of
Steps 5 and 6 are complete. dex can be calculated as:


dex


dlog2 2weTX
=
,
Tclock

(4.19)

where Tclock refers to the clock period. If the clock period is chosen to be equal to the critical
path delay to achieve the maximum operation frequency, Tclock should be replaced with
Tcp in (4.19). Finally, the total number of clock cycles needed for a single multiplication
operation is equal to d + dex .

4.3.3

New Multiplier Architecture, DL-RB-b

At the expense of a slight increase in the critical path delay, the number of logic gates
and flip-flops used in the architecture of Fig. 4.1 can be significantly reduced. Starting
from the closed formula of Eq. (4.13), instead of the decomposition shown in (4.14), define
(`)

(`)

two intermediate signals sj,k and rj,k , j = 1, 2, . . . , n−1
and k = 0, 1, . . . , w − 1 for ` =
2
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1, 2, . . . , d as:


s(`) = [bm(j−kd−`) + bm(j+kd+`) ],
j,k

(4.20)


r(0) = 0 and r(`) = r(`−1) + â(kd+`) s(`) .
j,k
j,k
j,k
j,k
(d)

rj,k holds the value of signal r after d clock and is equal to:
(d)

rj,k =

d
X

â(kd+`) [bm(j−kd−`) + bm(j+kd+`) ].

(4.21)

`=1

Comparing (4.20) with (4.13), product coordinates ci can be expressed as:

cj =

w−1
X

(d)

rj,k

(4.22)

k=0

The new algorithm can be obtained by replacing Steps 5 − 8 in Algorithm 4.1 with the
following steps:
(`)

5:

sj,k = [bm(j−kd−`) + bm(j+kd+`) ]

6:

rj,k = rj,k

7:

end for
P
(d)
cj = w−1
k=0 rj,k

8:

(`)

(`−1)

(`)

+ â(kd+`) sj,k

Note that in each clock cycle, Steps 5 and 6 should be computed in serial. Fig. 4.3
presents the modified architecture referred to as DL-RB-b. As can be seen from the figure,
the new architecture is similar to the previously proposed architecture, DL-RB-a, in the
sense that it utilizes the same wire expansion module and the same n-bit circular shift
register to store operand B. Operand A is also fed into the multiplier in the same way as
before. The main difference between the two architectures originates from the difference
between the two modules shown inside the dotted boxes in Fig. 4.1 and Fig. 4.3. In type-a
architecture, one bit of operand B is multiplied by one bit of operand A, and the resulting
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R
b1

bn-5 bn-3 bn-1 bn-1 bn-3 bn-5

b2

2

2

2

2

2

b2 b1 b0

2

n

Wire Expansion Module

... , 0, aé(n-1)/2wù , ... a2, a1

(ℓ)

s1,0

w
(ℓ)
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w
(ℓ)
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(ℓ)
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(ℓ)
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(ℓ)
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sn-1,w-1
2
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(ℓ)
r1,0

(ℓ)
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(ℓ)
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(ℓ)
rn-1,w-1
2

XOR
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w

M1

c1 = cn-1
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w

2

cn-1 = cn+1
2

2

Figure 4.3: Proposed architecture for digit-Level SIPO RB multiplier, DL-RB-b
partial product is stored separately in its respective accumulation unit. On the contrary,
in type-b architecture, two bits of operand B are first added together before they enter the
AND gate and be fed into the accumulation unit. As a result, the critical path delay of the
new architecture changes from TA +TX to TA +2TX . In the recent architecture, the number
of accumulation units and AND gates are reduced by half from w(n − 1) to w( n−1
) each.
2
Since half of the addition operations are performed before the accumulation units, the size
of the binary XOR tree is also reduced from 2w − 1 to w − 1.
Similar to DL-RB-a, the multiplication delay of DL-RB-b is composed of two parts: d
and dex . The first part corresponds to Steps 5 and 6 of the algorithm caused by modules
Mj during d clock cycles. The second part corresponds to the time delay of a w-input
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XOR gate or a binary tree of (w − 1) two-input XOR gates. Assuming that a binary tree
of two-input XOR gates is used, the total number of clock cycles required to complete a
single multiplication can be calculated as:



dlog2 weTX
d+
.
Tclock

4.4

(4.23)

Architectural Complexities and Comparison

The area complexities of the proposed architectures can be readily calculated from Fig. 4.1
and Fig. 4.3. In the case of type-a structure shown in Fig. 4.1, the circular shift register
contains n flip-flops to store the coordinates of operand B. As described earlier, the structure utilizes

n−1
2

identical modules Mj , j = 1, 2, . . . , n−1
, each of which employing 2w
2
(`)

(`)

flip-flops to store the values of signals pj,k and qj,k at each clock cycle for all the values of
k from 0 to w − 1. In total, the number of required flip-flops comes to w(n − 1) + n. There
are also w(n − 1) 2-input AND gates, each followed immediately by a 2-input XOR gate.
Assuming that the XOR network at the bottom of the figure is only made of 2-input XOR
gates, the architecture requires (4w − 1) n−1
XOR gates altogether.
2
In the case of type-b architecture, each module Mi only contains w parallel branches
instead of 2w in type-a counterpart. As a result, the number of AND gates and the total
number of flip-flops decrease to w( n−1
) and w( n−1
) + n respectively. XOR gates appear
2
2
in two separate layers in the structure of Fig 4.3. The first layer consists of w n−1
gates and
2
. In sum, a total of
the layer at the bottommost part of the structure requires (w − 1) n−1
2
(2w − 1) n−1
XOR gates is used in the structure of type-b multiplier.
2
Optimal Normal Bases (ONBs) are the most efficient classes of Gaussian Normal Bases
(GNBs) [16, 19]. To achieve smaller area and time overheads when using normal bases
over binary extension fields, it is recommended to use a GNB with the least possible type.
The least possible type for a gaussian normal basis is equal to 2 and type-2 GNB is also
known as type-II ONB. Since ONB is the most efficient class of normal basis, it should be
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interesting to have a complexity comparison between the proposed multipliers and several
recently proposed ONB multipliers. Table 4.2 draws a comparison between the hardware
complexities of the two proposed multipliers, those of existing digit-level redundant basis
multipliers and several ONB multipliers. The comparison has been made in terms of the
number of logic cells used, critical path delay (Tcp ) and multiplication delay. Among the
architectures listed in the table, those three architectures presented in [13], [14] and [20]
are based on a Linear Feedback Shift Register (LFSR) structure, whereas the others have
non-LFSR structural designs.
As can be seen in the table, the second proposed architecture, DL-RB-b, requires the
smallest number of gate counts compared to the other RB multipliers. In terms of maximum
operating frequency, PS-III has the smallest critical path delay. However, the reduction in
critical path delay is achieved by utilizing a layer of flip-flops between the AND gates and
the pipelined XOR tree in the structure of PS-III (Fig. 7 in [15]) at the cost of using about w
times more flip-flops and significantly longer multiplication delay. The proposed structure
DL-RB-a together with ”High-speed“ structure in [14] has the second smallest critical path
delay amongst all the structures under comparison.
In order to enable a better comparison, the area and delay complexities of the multipliers listed in table 4.2 have been calculated and tabulated in table 4.3 as a case study.
Among the five field sizes recommended by National Institute of Standards and Technology
(NIST) for Elliptic Curve applications [18], m = 233 is the only one for which a type-II
ONB exists. For this reason, in all of the calculations made for table 4.3 the field size was
selected as m = 233. Note that F2233 can be embedded into cyclotomic field F2(467) . As
mentioned earlier, accommodating ring type operations is a unique feature of redundant
representation which not only provides a cost-free squaring operation but also eliminates
the need for modular reduction in finite field operations. However, these remarkable advantages are achieved at the cost of a certain level of redundancy in the number of bits required
to represent field elements. It should be noted that the appropriate choice of representation

66

ONB
ONB
ONB
ONB
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RB
RB
RB
RB
RB
RB
RB
RB
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DL-SIPO [21]

WLGMP [22]

WLNB [20]

Meher (1-folded) [23]

Hybrid PISO [8]

PISO [24]

Comb [12]

DL-LFSR[13]

High-Speed [14]

PS-II (d = 2)[15] †

PS-III[15]

Proposed (DL-RB−a)

Proposed (DL-RB−b)

††

eTcp
dm
w
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eTcp
w

TA + (1 + dlog2 (w −
∗∗
p + 1)e)TX
TA + (1 + dlog2 (w +
1)e)TX

(w̃+1)(T m+1)− w̃

(4w̃ − 1) T2m
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T w̃m‡
w̃ T2m ‡
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2
2
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TA + 2TX
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w(T m + 1) +
(T m+1)
ee
dlog2 d w
(T m + 1)( w
+ 1)
d

TA + dlog2 (w + 1)eTX
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TA + dlog2 (T m + 1)eTX

TA + dlog2 (T m + 1)eTX

m
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Tm + 1
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w
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e + 3)wlog2 3 −
w
m
(8d m
e+3)w+d
e+m
w
w

2d m
ewlog2 3
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# Reg
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# XOR

# AND

t > 1 denotes the type of Gaussian Normal Basis (GNB).
e(m − 1) − d m
e(d m
e − 1)/2
υs = d m
w
w
w
∗∗ 0 6 p 6 w − 1 and p 6 w − p.
† d denotes the number of the bits of operand A fed to each Parallel Product Generation Unit (PPGU) during each cycle period [15].
††
r denotes the number of parallel modules used in the multiplier.
In each clock cycle, r bitsof the output product are generated at the output end.

‡ w̃ = w if d(w − 1) < n−1 , otherwise w̃ = arg max
(w
−
1)d (w − 1)d < n−1
.
w∈N
2
2

#

Basis

Multiplier

Table 4.2: Complexity comparison between digit-level architectures; The proposed multipliers versus several existing
RB and ONB multipliers (n = T m + 1)
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system generally depends on the overall specifications of the cryptographic system being
implemented such as field size (security level), the frequency of using multiplication and
exponentiation operations, the overhead of using basis conversions, fault-tolerancy, etc.
Although numerical comparison can reveal that the proposed architectures can effectively

Table 4.3: Numerical complexity comparison of digit-level redundant basis and op(467)
timal normal basis multipliers in F2233 (embedded in F2
in the case of
RB) for different values of w.
Multiplier

WLMO [7]
DL-SIPO [21]
WLGMP [22] †
WLNB [20]
Meher (1-folded) [23]
Hybrid PISO [8]
PISO [24]
Comb [12]
DL-LFSR[13]
High-Speed[14]
PS-II (d = 2)[15]
PS-III[15]
DL-RB−a
DL-RB−b
WLMO [7]
DL-SIPO [21]
WLGMP [22]†
WLNB [20]
Meher (1-folded) [23]
Hybrid PISO [8]
PISO [24]
Comb [12]
DL-LFSR[13]
High-Speed[14]
PS-II (d = 2)[15]
PS-III[15]
DL-RB−a
DL-RB−b
WLMO [7]
DL-SIPO [21]
WLGMP [22] †
WLNB [20]
Meher (1-folded) [23]
Hybrid PISO [8]
PISO [24]
Comb [12]
DL-LFSR[13]
High-Speed[14]
PS-II (d = 2)[15]
PS-III[15]
DL-RB−a ‡
DL-RB−b ‡
†
‡

Basis

#AND

#XOR

#Register

(NA )

(NX )

(NR )

8

3720
1864
1864
1864
1620
3736
1872
3736
3736
3742
3736
3736
3728
1864

3712
6525
2792
3720
7310
3728
3736
3736
4203
7005
3736
3736
7223
3495

466
466
699
466
699
467
467
934
467
3742
2335
8406
4195
2331

35, 755
54, 285
27, 604
30, 006
50, 336
35, 899
30, 125
40, 797
38, 369
87, 018
55, 368
118, 506
92, 819
48, 232

30TA + 270TX = 570
30TA + 150TX = 330
30TA + 120TX = 270
30TA + 150TX = 330
15TA + 120TX = 255
59TA + 531TX = 1121
30TA + 270TX = 570
59TA + 236TX = 531
59TA + 236TX = 531
59TA + 62TX = 183
62TA + 124TX = 310
68TX = 136
30TA + 34TX = 98
30TA + 63TX = 156

20, 380, 350
17, 914, 050
7, 453, 080
9, 901, 980
12, 835, 680
40, 242, 779
17, 171, 250
21, 663, 207
20, 373, 939
15, 924, 294
17, 164, 080
16, 116, 816
9, 096, 262
7, 524, 192

16

7440
3728
3728
3728
2430
7472
3744
7472
7472
7477
7472
7472
7456
3728

7424
7103
5584
7440
11888
7456
7472
7472
7939
14477
7472
7472
14679
7223

466
466
699
466
699
467
467
934
467
7477
4203
15878
7923
4195

66, 664
53, 413
47, 938
55, 166
76, 669
66, 941
55, 392
71, 881
69, 452
176, 369
105, 878
227, 298
181, 993
92, 819

15TA + 135TX = 285
15TA + 90TX = 195
15TA + 75TX = 165
15TA + 90TX = 195
8TA + 80TX = 168
30TA + 270TX = 570
15TA + 135TX = 285
30TA + 150TX = 330
30TA + 150TX = 330
30TA + 34TX = 98
34TA + 68TX = 170
47TX = 94
15TA + 20TX = 55
15TA + 34TX = 83

18, 999, 240
10, 415, 535
7, 909, 770
10, 757, 370
12, 880, 392
38, 156, 370
15, 786, 720
23, 720, 730
22, 919, 160
17, 284, 162
17, 999, 260
21, 366, 012
10, 009, 615
7, 703, 977

32

14880
7456
7456
7456
3888
14944
7488
14944
14944
14948
14944
14944
13980
6990

14848
9284
11168
14880
20210
14912
14944
14944
15411
29421
14944
14944
27727
13747

466
466
699
466
699
467
467
934
467
14948
7939
30822
14447
7457

128, 482
76, 386
88, 606
105, 485
124, 492
129, 024
105, 928
134, 048
131, 619
355, 086
206, 900
444, 883
338, 047
170, 846

8TA + 72TX = 152
8TA + 56TX = 120
8TA + 48TX = 104
8TA + 56TX = 120
4TA + 48TX = 100
15TA + 135TX = 285
8TA + 72TX = 152
15TA + 90TX = 195
15TA + 90TX = 195
15TA + 20TX = 55
20TA + 40TX = 100
48TX = 96
8TA + 14TX = 36
8TA + 21TX = 50

19, 529, 264
9, 166, 320
9, 215, 024
12, 658, 200
12, 449, 200
36, 771, 840
16, 101, 056
26, 139, 360
25, 665, 705
19, 529, 730
20, 690, 000
42, 708, 768
12, 169, 692
8, 542, 300

w

ONB

RB

ONB

RB

ONB

RB

Area Cost
(δA × NA + δX
×NX + δR × NR )

Delay Cost

Area × Delay

(TA = 1, TX = 2)

The value of p is selected as 4, 8 and 16 for w = 8, 16 and 32 respectively.
d(w − 1) = 8 × 31 = 248 ≮ n−1
⇒ w̃ = 30 is used to calculate the multiplier’s complexities.
2
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reduce the area-delay complexity of RB multipliers (by almost half) for 60% of all field
sizes, the main focus of this work is placed on about 20% of the fields for which T is equal
to 2. In that case, not only the complexity of the proposed RB multipliers become comparable to that of ONB multipliers, but as suggested in Table 4.3, they may even outperform
ONB multipliers.
For each multiplier listed in the table, the calculations were made for three practical
digit sizes 8, 16 and 32 based on the following assumptions: The required areas for an
AND gate, an XOR gate and a D-type flip-flop are assumed to be equal to δA , δX and
δR square units respectively1 . Parameter r in the second row of Table 4.2 represents the
number of output product bits generated simultaneously in each clock cycle. To make a
fair comparison in terms of gate counts and multiplication delay, the value of parameter
r is assumed to be equal to w in Table 4.3 where needed. It is also assumed that the
propagation delay of an XOR gate is twice as long as the delay of an AND gate [25]. The
column entitled ”Area Cost“ in the table shows the total area required by logic gates and
registers for each multiplier. Assuming that the propagation delay of an AND gate is equal
to 1 delay unit, the column entitled ”Delay Cost“ presents the relative multiplication delays
in proportion to the delay of an AND gate.
As shown in Table 4.3, DL-RB-a offers much lower delay costs compared to the other
multipliers. DL-RB-b stands at the second position, having the second lowest delay cost
except for only one case in which PS-III shows a slightly better performance when the digit
size is equal to 8. In the design of digit-level finite field multipliers there is always a tradeoff between delay and area costs as two important design factors and reducing one them
generally results in an increase in the other one. To achieve a fair comparison, the areadelay product of the multipliers have been calculated and listed in the rightmost column of
the table. As can be seen, both of the proposed architectures show much lower area-delay
1
In CM OS065LP standard cell library (from STMicroelectronics) a two-input AND gate, two-input
XOR gate and D-type flip-flop with set/reset are implemented by 6, 12 and 28 − 30 transistors and the area
requirements for pertaining standard cells are reported in [25].
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costs than all of the existing RB multipliers for all digit sizes listed in the table. In the case
of DL-RB-b, the area-delay cost is 53%, 51% and 47% lower than the most comparable
architecture when w = 8, 16 and 32 respectively. In comparison to ONB multipliers, DLRB-b architecture offers 0-63%, 2.6-59% and 6.8-56% area-delay improvement when the
digit size changes from 8 to 16 and finally 32 respectively.
It has been proven that if there exist a type-II ONB for representing field elements in
F2m then a cyclotomic field of degree 2m + 1 (T = 2) always exists [8]. However, the inverse statement is not always true. The existence of a cyclotomic field of degree n = 2m+1
for F2m does not necessarily imply that a type-II ONB for that particular field size exists.
As a result, the advantage of using the proposed multipliers would become more distinct
when T = 2 but no ONB exists; for example, in the case of m = 200, 204, 224, 260, 284 or
380.

4.5

Hardware Implementation

In order to verify the theoretical results, both of the proposed multipliers were implemented
in hardware as separate ASIC modules for three digit sizes 8, 16 and 32. Multipliers have
been realized for binary extension field of degree 233. Note that in this case T is equal to
2 and the result of Theorem 4.2 is applicable to the cyclotomic field of degree n = 467.
All of the implementations were carried out in 7-Metal layer 65nm CMOS process from
STMicroelectronics with CMOS065LP standard cell library.
Fig. 4.4 shows the design flow used to realize each multiplier. The implementation process started with writing a Verilog code to describe the multiplier in Hardware Description
Language (HDL). C language was used to generate netlist blocks describing the numerous interconnections between logic gates as the main part of the RTL code. Then, the
RTL design was synthesized to an optimal gate level design using Design Compiler from
Synopsys. In the final stage, the netlist was imported to the Cadence SoC Encounter to
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Figure 4.4: Design flow used to implement the proposed architectures
perform floorplaning, cell placement, clock tree synthesis, reset net synthesis and routing
tasks. Three rounds of simulations were also carried out after RTL design, synthesis and
place&route stages to ensure the correct functionality of the multiplier. A set of golden
results was initially created by simulating the multiplier with a large set of randomly generated input operands in MATLAB. Then, in each round of simulation, the same set of input
data was fed into the multiplier and the product values were compared against the golden
set. To obtain accurate power estimation, the final netlist was generated by Encounter and
then simulated for 1000 pairs of random input vectors by NCSim to extract and store the
switching activity information of all internal nets in VCD format. The switching activity
information was fed into Encounter afterwards to calculate the power consumption values.
Fig. 4.5 and 4.6 show two final layouts for DL-RB-a and DL-RB-b, respectively, where
w = 16.
The main characteristics of ASIC Implementations for the proposed multipliers are
listed in Table 4.4. It should be noted that the gap between the critical path delays measured in the post synthesis stage and the post place&route stage are widened as the value of
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Figure 4.5: Final layout of DL-RB-a multiplier for the case where m = 233 and w = 16.

Figure 4.6: Final layout of DL-RB-b multiplier for the case where m = 233 and w = 16.
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Table 4.4: Details of ASIC implementation of the proposed digit-level RB multipliers
Architecture

w

Critical Path Delay

Critical Path Delay

# Logic

Multiplier

Total Power

Total Wire

Post Synthesis (ps)

Post Place&Route (ps)

Elements

Area (µm2 )

Consumption (mW/GHz)

Length (µm)

804

880

22, 955

134, 613.69

115.9

442, 490.61

DL-RB−b

822

935

12, 546

79, 391.98

74.55

297, 756.7

DL-RB−a

821

1036

42, 468

256, 984.23

216.13

854, 134.3

844

1108

23, 214

151, 984.77

137.7

616, 244.17

844

1847

83, 437

489, 999.64

439.2

2, 014, 025.51

873

1864

39, 261

266, 344.65

290.4

1, 402, 980.54

DL-RB−a

8

16

DL-RB−b
DL-RB−a
DL-RB−b

32

w changes from 8 to 32. These changes in critical path delay stem from two facts. First, increasing the level of parallelism in the architectures of multipliers can significantly increase
the capacitive load of certain nets such as input A, reset and clock. Consequently, a longer
buffer chain is required to be able to properly drive logic cells connected to the high-fan out
nets, thus causing additional delay. Second, contributing factors such as interconnect and
parasitic capacitances can only be taken into account for timing analysis after place&route
when the layout is fully routed. Such factors eventually lead to a longer critical path delay.

4.6

Conclusion

Two new digit-level Serial-In Parallel-Out (SIPO) finite field multipliers using redundant
representation have been proposed. For about 60% of the field sizes within the practical
range for ECC applications, the relationship between extension degree m and the size of the
smallest cyclotomic field, (n), in which F2m can be embedded is expressed as n = T m + 1
for T even and greater than or equal to 2 [17]. In this case, a specific feature of redundant
representation was used to alleviate the redundancy problem in this representation system.
Numerical complexity comparison showed that both new architectures have the lowest delay cost compared to existing RB architectures. One of the proposed architectures achieved
at least 2.12 times higher performance (for different digit sizes over F2233 ) in comparison to
the most comparable redundant basis architecture when considering area-delay complexity
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as a measure of performance. In about 20% of cases where T = 2, the proposal can show
better performance than Optimal Normal Basis (ONB) multipliers, if existed, and can show
much better performance than normal basis multipliers when T = 2 but no ONB exists (e.g.
field sizes 224, 260 284 and 380). VLSI implementation of the proposed architectures for
binary extension field of 233 and three practical digit sizes in 65nm CMOS technology was
also presented.

74

References
[1] T. ElGamal, “A public key cryptosystem and a signature scheme based on discrete
logarithms,” IEEE Transactions on Information Theory, vol. 31, pp. 469–472, sep
2006.
[2] I. Blake, G. Seroussi, and N. Smart, Elliptic Curves in Cryptography. Lecture note
series, Cambridge University Press, 1999.
[3] Handbook of Applied Cryptography (Discrete Mathematics and Its Applications).
Boca Raton, Florida: CRC Press, 1996.
[4] T. Itoh and S. Tsujii, “A fast algorithm for computing multiplicative inverse in
GF (2m ) using normal basis,” Information and Computation, vol. 78, no. 3, pp. 171–
177, 1988.
[5] C. Rebeiro, S. Roy, D. Reddy, and D. Mukhopadhyay, “Revisiting the itoh-tsujii inversion algorithm for FPGA platforms,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, pp. 1508–1512, Aug 2011.
[6] E. D. Mastrovito, “VLSI architectures for computations in galois fields,” 1991. PhD
Dissertation.
[7] J. Omura and J. Massey, “Computational method and apparatus for finite field arithmetic,” May 1986. US Patent 4,587,627.
[8] H. Wu, M. Hasan, I. Blake, and S. Gao, “Finite field multiplier using redundant representation,” IEEE Transactions on Computers, vol. 51, pp. 1306–1316, Nov 2002.
[9] S. A. V. Dieter Jungnickel, Alfred J. Menezes, “On the number of self-dual bases of
GF (q m ) over GF (q),” vol. 109, pp. 23–29, 1990.
[10] D. P. Shuhong Gao, Joachim Von zur gathen and V. Shoup, “Algorithms for exponentiation in finite fields,” Journal of Symbolic Computation, vol. 29, no. 6, pp. 879 –
889, 2000.

75

REFERENCES

[11] S. Gao, J. von zur Gathen, and D. Panario, “Gauss periods and fast exponentiation
in finite fields,” in LATIN ’95: Theoretical Informatics, vol. 911 of Lecture Notes in
Computer Science, pp. 311–322, Springer Berlin Heidelberg, 1995.
[12] A. H. Namin, H. Wu, and M. Ahmadi, “Comb architectures for finite field multiplication in F2m ,” IEEE Transactions on Computers, vol. 56, no. 7, pp. 909–916, 2007.
[13] A. H. Namin, H. Wu, and M. Ahmadi, “A new finite-field multiplier using redundant
representation,” IEEE Transactions on Computers, vol. 57, no. 5, pp. 716–720, 2008.
[14] A. Hosseinzadeh Namin, H. Wu, and M. Ahmadi, “An efficient finite field multiplier
using redundant representation,” ACM Transactions on Embedded Computer Systems,
vol. 11, pp. 31:1–31:14, Jul 2012.
[15] J. Xie, P. Meher, and Z.-H. Mao, “High-throughput finite field multipliers using redundant basis for FPGA and ASIC implementations,” IEEE Transactions on Circuits
and Systems I: Regular Papers, vol. 62, pp. 110–119, Jan 2015.
[16] R. Lidl and H. Niederreiter, Introduction to Finite Fields and Their Applications. New
York, NY, USA: Cambridge University Press, second ed., 1997.
[17] H. Wu, M. Hasan, and I. Blake, “Highly regular architectures for finite field computation using redundant basis,” in Cryptographic Hardware and Embedded Systems
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Chapter 5
Power-Efficient Design of a Word-level
Finite Field Multiplier Using RNB

5.1

Introduction

Finite field computation is of a great importance because of its wide range of applications in error control coding, coding theory and especially cryptography [1]. Because of
the ever-growing applications of public-key cryptography in resource-constrained environments, its power-efficient implementation has recently become a necessity. Public-key protocols based on elliptic curve cryptography (ECC) rely on a hierarchy of operations such as
scalar multiplication which, in turn, depends on elliptic curve group operations e.g. point
addition and point doubling [2]. At the base of this hierarchy are fundamental finite field
arithmetic operations: finite field addition and finite field multiplication. Finite field multiplication plays a key role in field computation since more complicated operations such as
exponentiation and inversion can be carried out with consecutive use of multiplication.
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An important factor that directly affects the efficiency of a multiplication operation is
choice of the basis by which field elements are represented. A number of bases over finite
fields have been proposed in literature and are used in practice, including polynomial basis,
normal basis, dual basis and redundant basis. Among them, polynomial basis is widely
used in software implementation due to the fact that it requires fewer machine instructions
in general. On the other hand, normal basis offers a very low cost squaring operation
performed by a single circular shift operation over the coordinates of field elements, thus
making it suitable for hardware implementation. This advantage has been widely exploited
to accelerate the inversion operation by performing a series of field squaring and field
multiplication operations based on Fermat’s Little Theorem (FLT) [3].
In normal basis, multiplication operation is generally modeled as a matrix-vector multiplication where a matrix multiplication is required to be carried out to generate each
element of the product coordinates [4]. It is evident that the computational complexity of
multiplication operations depends on the number of nonzero elements inside the multiplication matrix. This quantity is referred to as the complexity of normal basis and is denoted
by CN . It has been shown that CN is a function of field size m and selected irreducible
polynomial and can vary between a lower bound of 2m + 1 and a higher bound of m2 [5].
For two subclasses of normal basis known as type I and II Optimal Normal Basis (ONB) the
complexity of normal basis is minimal, i.e. 2m + 1 [5]. Reordered Normal Basis (RNB) is
a permutation of type-II ONB, first presented by Gao et al. [6]. This representation system
can facilitate the hardware implementation of multiplication operation by expressing it as
a closed form formula instead of a matrix operation.
The main focus of this work is on a power-efficient design of the word-level architecture
recently proposed in [7]. It has been shown that this multiplier possesses a highly regular
architecture stemming from a unique feature of RNB. Compared to the static CMOS realization, performance of the multiplier can be improved in terms of multiplication delay
by implementing the main building block of the multiplier in domino logic. However, this
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performance advantage is achieved at the cost of a considerable increase in power dissipation which is an inherent characteristic of domino logic circuits. The main objective of
this work is to further improve the performance of multiplier by designing a new domino
logic circuit that effectively limits the contention current at the beginning of the evaluation
phase which, in turn, reduces the total power consumption. It is shown that the new design can reduce the power consumption by 23.5% and 3.3% compared to the conventional
domino design and a static CMOS design respectively while preserving the high-speed and
low-area characteristics of a conventional domino logic realization.
The organization of this chapter is as follows: Section 5.2 is a brief review of reordered
normal basis and a word-level multiplier using this basis. In Section 5.3, a new design
for the main building block of multiplier is presented. Simulation results and performance
comparison are discussed in Section 5.4, and concluding remarks are given in Section 5.5.

5.2

A Brief Review of Reordered Normal Basis and Its
Arithmetic in F2m

5.2.1

Reordered Normal Basis

Let 2m + 1 be a prime and γ = β + β −1 generates a type II optimal normal basis for F2m
over F2 where β is a primitive (2m + 1)th root of unity (β 2m+1 = 1) [8]. Consider the set
of m elements I2 = {γi , i = 1, 2, . . . , m} with γi = β i + β −i . It is clear that γ1 = γ and
since the multiplicative order of γ is 2m + 1, γi = γj for i = ±jmod(2m + 1). It can be
proven that set I2 is also a basis in F2m and contains the exact same elements as the type-II
i

optimal normal basis generated by γ (i.e. I = {γ 2 , i = 0, 1, . . . , m − 1}), though in a
different order [9]. In fact, basis I2 is a permutation of type-II optimal normal basis and is
referred to as Reordered Normal Basis (RNB).
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5.2.2

Multiplication Operation Using Reordered Normal Basis

Let field elements A, B and C ∈ F2m be represented with respect to the reordered normal
basis I2 = {γ1 , . . . , γm } as
A=

m
X

ai γi , B =

i=1

m
X

bi γi and C =

i=1

m
X

ci γi

i=1

P
(w)
(w)
respectively, where ai , bi , ci ∈ F2 . Define two signals ei,k and gi,k as w
l=1 akw+l bs(i+kw+l)
Pw
and l=1 akw+l bs(i−kw−l) respectively where the mapping function s(i) is defined as:

s(i) ,



i mod 2m + 1

if 0 ≤ i mod 2m + 1 ≤ m,


2m + 1 − i mod 2m + 1

otherwise.

Then, it follows from [9]:

ci =

d−1
X
(w)
(w)
[ei,k + gi,k ],

(5.1)

k=0

where w denotes the word size and d = dm/we. Note that the coordinates of A and B are
zero if their subscript exceeds m.

5.2.3

Word-level Architecture for RNB Multiplier

Fig. 5.1 shows the architecture of an m-bit word-level multiplier proposed in [7] to realize
(5.1). As can be seen in the figure, this architecture is highly regular consisting of parallel
connections of a single repeating unit, hereafter referred to as xax-cell. This module which
is composed of two XOR gates and an AND gate is shown in the figure inside a dashedbox. In the architecture at hand, the circular shift register depicted at the top of the figure
is initialized with one of the input coefficients while the other input should be fed into the
multiplier in a digit-serial fashion. After w clock cycles, each coordinate of the product C
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b1

b2

bm-1 bm bm-1

b1

b0

Wire Expansion Module

d

d

a[m/d] , ... a2 ,a1
ad[m/d] , ... ,a(d-1)[m/d]+1

xax-cell

C1

Cm

Figure 5.1: Word-level RNB multiplier composed of xax-cells [7]
can be obtained by summing up the outputs of d accumulation units.

5.3

Design of the Multiplier Main Building Block

To reduce the multiplication delay, Namin et al. [10] implemented the critical path of a
bit-serial RNB multiplier in domino logic. Implementing the main building block of the
multiplier in domino is beneficial in two aspects: 1) It improves the maximum operating
frequency, 2) It generally requires smaller area as the combinational logic function is only
realized by pMOS transistors in PDN. However, due to an inherent characteristic of domino
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logic circuits originated from higher switching activities of the internal nodes, the resulting
design consumes much more power compared to the equivalent static CMOS design.
To mitigate the shortcomings of domino circuits, a number of domino techniques have
been proposed in literature such as conditional-keeper domino [11], high-speed domino [12],
single-phase domino [13], current comparison-based domino [14] and XOR-based domino
[15]. However, the majority of existing techniques are mainly focused on evaluation delay, reliability and leakage current problems. Moreover, they would be more suitable for
high fan-in OR-like circuits where the pull-down network consists of a large number of
parallel paths to ground such as 64-bit and 128-bit multiplexers and comparators. This
paper mainly targets the contention current at the very beginning of the evaluation phase
drawn from VDD , through the keeper transistor and the PDN to ground. The main idea
is to reduce the contention between the Pull-Up Network (PUN) and the Pull-Down Network (PDN) by employing a new conditional keeper to compensate for the power overhead
incurred by high switching activities in domino circuits.
Fig. 5.2 shows the proposed design for an xax-cell. The static PUN consists of a single
pMOS transistor that charges the dynamic node Q during the precharge phase. Transistors
N4−N15 form a PDN responsible for realizing combinational function ((b1 ⊕ b2 ) . a) ⊕ c
and discharge the dynamic node when certain combinations of input values are applied.
Four inverter gates also exist in the module (not shown in the figure) which generate the
complements of input signals for the PDN. The PDN is connected to a footer transistor,
N16, which reduces the leakage current due to the stacking effect and opens a path to the
ground during the evaluation phase. Transistors P2 and N2 generate a control signal to the
nMOS keeper depending on the status of the dynamic node and clock signal. Transistors
P1 and N1 form the output inverting stage, providing the output current drawn from the
module. The proposed domino circuit operates in two phases as follows:
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Figure 5.2: Proposed design for XOR-AND-XOR cell in domino logic

5.3.1

The Precharge Phase

During the precharge phase, clock signal is at a low state, P0 is turned on and the dynamic
node is steadily charged by the pull-up transistor, P0. At the beginning of the precharge
phase, if the dynamic node is initially in a low state (output is in a high state), node C is
quickly charged to VDD by P2. Therefore, the keeper is turned on and helps speeding up
the precharge process. The voltage of dynamic node Q increases quickly until it reaches a
certain level at which the output switches to “0”. As the output voltage drops, the source
and drain junctions of P2 are reversed. The voltage difference between the gate of P2 and
node C becomes less than the threshold voltage of P2 (Vth,P 2 ), thus turning transistor P2
on. At this point, the charge stored on node C starts to be discharged. Node C is discharged
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until its voltage is reduced to the absolute value of Vth,P 2 at which P2 switches off. Note
that under the above condition, node C is not fully discharged. By proper choices of N3
and P2, this voltage level becomes low enough to turn the keeper transistor off. Finally, at
the end of the precharge phase the dynamic node is fully charged and the keeper is held off
to avoid negative impacts on delay and power consumption.

5.3.2

The Evaluation Phase

At the beginning of the evaluation phase, clock signal switches to a high state, keeping
the pull-up transistor turned off. Immediately after the rising edge of the clock signal,
node C is still at voltage level |Vth,P 2 | and the gate of N2 –which is connected to the clock
signal, is at a high state. Therefore, N2 switches on and node C starts to be charged. It
is important to note that node C is temporarily floating at the beginning of this phase as
P2 is held off by the clock signal. Node C is charged and its voltage level rises until it
reaches to VDD + Vth,P 2 − Vth,N 2 at which N2 switches off. It should be noted that VC is
still less than VDyn , and therefore N3 remains off. At this point, two different scenarios
could occur depending on the logic states of the input signals. First scenario happens when
the dynamic node is going to be evaluated low and it is being discharged through the PDN
network. In this case, when the dynamic voltage falls below VDD − Vth,N 2 , the source
and drain junctions of transistor N2 are reversed and the accumulated charge on node C
is fully discharged by N2, thereby preventing the keeper transistor from switching on. In
the second scenario, there will be no conducting path to ground through the PDN and the
dynamic node is evaluated to “1”. The accumulated charge on node C is transferred to
the dynamic node in case the leakage current reduces the voltage of the dynamic node to
VDD − Vth,N 2 . Nonetheless, simulation results showed that at typical operating frequencies
the leakage current of such a small pull-down network with limited number of paths to the
ground is negligible.
Some additional remarks are as follows: Contrary to the conventional logic families in
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which inputs are only applied to the gate terminals of transistors, in the proposed design,
inputs are also applied to source/drain terminals in the conditional keeper circuit. Care
was taken when adopting this technique as it does not generate rail-to-rail outputs for every possible combination of input values. During the precharge phase, after the dynamic
node is fully charged, node C is discharged down to the threshold voltage of P2. To ensure the correct functionality of the conditional keeper, N3 must be selected in a way that
Vth,N 3 > Vth,P 2 . In the proposed design, a standard high threshold voltage pMOS (pch hvt)
and a standard low threshold voltage nMOS (nch lvt) were selected from TSMC’s 65nm
standard cell library to be used as P2 and N3 respectively.
Transient Response

1 . 5 /XAX_out /Dyn_node
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/Node_C
/clk

Precharge Phase

Evaluation Phase

1.25
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4 . 39
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Figure 5.3: Simulation voltage waveforms of the selected nodes in the proposed domino
circuit
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5.4

Simulation Results and Performance Comparison

In order to assess the performance of xax-cell, the proposed design was carried out in
Cadence virtuoso schematic composer using 65nm CMOS technology from TSMC. To increase the evaluation time available for the domino cell to the greatest possible degree,
negative-edge triggered flip-flops were used to interface with the domino cell. As described in the previous section, the dynamic node is immediately charged after entering
the precharge phase despite the value of the input signals. This makes the output invalid
right after the falling edge of the clock signal. As a result, the output flip-flop is required
to have a hold-time less than or equal to zero to enable a correct sampling of the evaluated
output.
Fig. 5.3 shows the voltage waveforms of several selected nodes in the domino circuit
simulated with 1.2V supply voltage at 27 ◦ C. The presented waveforms demonstrate the
behavior of the proposed circuit when the dynamic node is evaluated to 0 as described
in Section 5.3. In order to evaluate the performance of a single xax-cell under different
Table 5.1: Results of the corner analysis simulation for the xax-cell; delay and
power measurements
Temperature (◦ C)

Corner

F-F

F-S

S-F

S-S

−30

0

+27

+55

+85

Delay (ps)

50

52

54

56

57

Power (µW)

44.38

45.54

46.47

47.95

49.45

Delay (ps)

59

61

63

65

67

Power (µW)

39.82

40.43

40.95

41.48

42.05

Delay (ps)

62

63

65

67

69

Power (µW)

38.06

38.82

39.52

40.28

41.15

Delay (ps)

73

76

78

80

82

Power (µW)

35.08

35.45

35.77

36.09

36.42
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process and temperature conditions, a set of corner analysis was carried out. The results
of our simulations at five different temperature levels are listed in Table 5.1. As expected,
the best and the worst case delays occurred for the “fast-fast” corner at −30 ◦ C and for
the “slow-slow” corner at +85 ◦ C, respectively. Their corresponding delay values were
measured to be 50ps and 82ps respectively. In terms of power consumption, the measured
values varied between 35.08µW for the “slow-slow” corner at −30 ◦ C and 49.45µW for
the “fast-fast” corner at +85 ◦ C.
To investigate the overall performance of a word-level RNB multiplier, a full 233-bit
multiplier was created by connecting xax-cells together as depicted in Fig. 5.1. The field
size of 233 was selected so that the multiplier fell within the range suitable for security
applications. This field size is also one of the recommended field sizes by National Institute of Standards and Technology (NIST) for Elliptic Curve Digital Signature Algorithm
(ECDSA) [16].
Table 5.2 presents the simulation results of the proposed implementation together with
several similar implementations of the same multiplier in terms of critical path delay, power
Table 5.2: Performance comparison between different 233-bit word-level RNB
multipliers (w = 30, d = 8) designed in domino logic
Word-level
Multiplier
Static
CMOS [9]
Conventional
domino [10]
HS
domino [12]
CKCCD
domino [14]
XOR-based
domino [15]
Proposed

Critical Path
Delay (ps)

Power
(mW )

Power
(norm.)

# of
pMOS

# of
nMOS

295

237

0.83

81, 116

81, 116

244

287

1

68, 596

89, 100

231

319

1.11

74, 188

94, 692

266

427

1.49

76, 012

96, 556

242

322

1.12

74, 188

94, 692

226

229

0.80

68, 596

92, 828
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consumption and the number of transistors required. For all cases the word size was selected to be 8, requiring 30 clock cycle to complete a multiplication operation. In this
table, a comparison has been made between the multipliers designed using the proposed
domino circuit (Fig. 5.2), conventional domino circuit, static CMOS circuit and three other
domino logic techniques. In High-speed domino technique [12], a novel keeper control
circuit is integrated into Intel’s Clock Delayed Domino (CDD) circuit [11] to improve the
speed and power consumption characteristics of the domino design. In Controlled Keeper
by Current Comparison Domino (CKCCD) technique [14] the difference between leakage
current of “off” transistors and switching current of “on” transistors in the PDN is used to
control the keeper transistor. Finally, in XOR-based domino [15] the delayed clock chain
used in Intel’s approach is replaced with an XOR gate to reduce the propagation delay and
the power consumption of the domino circuit. To ensure consistency, all of the multipliers were carefully designed and fine-tuned in Cadence Schematic Composer and simulated
with Cadence Analog Design Environment using Spectre. All the entries in Table 5.2 have
been reported for full multiplier circuits including clock buffers, data buffers, a load-unit
(used to serially load the coordinates of operand B into the multiplier) and input/output
flip-flops. To enable a fair comparison, all of the values for power consumptions have been
measured at the same frequency of 3.39 GHz (maximum operating frequency of the slowest
multiplier in the list) and the results have been averaged over a large number of consecutive
runs.
As can be seen in the table, conventional domino logic reduces the critical path delay
and the number of transistors by 17% and 3%, respectively, compared to its static CMOS
counterpart. However, this improvement is achieved at the cost of about 21% increase
in power dissipation. The proposed design, on the other hand, consumes at least 20.2%
less power than the other domino designs in the list and 3.3% less power than the static
CMOS design. Having the smallest critical path delay among all the multipliers, the proposed domino circuit improves the maximum operating frequency of the multiplier by 30%.
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Although almost all of the domino-based designs show comparable delay characteristics,
a relatively large number of transistors used in their keeper control circuits in comparison
with the total number of transistors used in the design of xax-cell imposes significant power
and area overheads. In terms of required area, the proposed design is the second smallest
one, requiring 2.3% more transistors than the conventional domino design. Note that, although used in different configurations, the number of pMOS and nMOS transistors in HS
domino and XOR-based domino designs are equal. As a result, in both cases, the total
number of transistors required to construct the word-level multiplier are the same.

5.5

Conclusion

A transistor-level approach for efficient implementation of highly regular multipliers was
presented. At first, the problem of high power dissipation in domino logic circuits was discussed and then a new technique for reducing the dynamic power consumption in domino
circuits was developed. In the proposed technique, power reduction is achieved by limiting
the contention between the keeper transistor and the pull-down network at the beginning
of the evaluation phase. Based on the presented technique, the main building block of a
digit-level reordered normal basis was designed. Simulation results show that the proposed
design improves the maximum operating frequency of the static CMOS multiplier by 30%
while consuming marginally less power. Compared to the conventional domino design, it
consumes 20.2% less power at the cost of about 2.3% in the number of transistors required.
The same design methodology can be used to reduce the power consumption of other finite
field multipliers with regular architectures such as the multiplier reported in [9].
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Chapter 6
Efficient VLSI Implementation of a RNB
Finite Field Multiplier in Domino Logic

6.1

Introduction

Efficient computations of finite field arithmetic are highly important in cryptographic applications where field operations are extensively used, namely Elliptic Curve Cryptography
(ECC) and ElGamal cryptosystem [1]. The binary extension field GF (2m ) is a closed set
of 2m elements, meaning that arithmetic operations over the field elements are conducted
without leaving the set [2]. Each element of a finite field can be expressed by a bit sequence of length m. A field can be thought of as a vector space spanned by a vector set
of m linearly independent elements, called a basis. Choosing the basis by which field elements are represented plays an important role in the efficient implementation of finite field
operations. A number of bases over finite fields have been proposed in literature, among
which polynomial basis (PB) and normal basis (NB) are primarily used in practice [1]. Al-
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though the use of polynomial basis is most common in software implementations, normal
basis offers a virtually cost-free squaring operation performed by a single cyclic shift over
field element’s coordinates, thus making it the better choice for hardware implementation.
Among the set of finite field arithmetic operations, the efficient implementation of finite
field multiplication is of upmost importance as field operations of greater complexity (e.g.
exponentiation and division) can be performed by consecutive use of field multiplication.
It is proven that a normal basis exists for every field in GF (2m ) [3]. In general, the
multiplication operation in normal basis can be modeled as a matrix-vector multiplication
where a matrix multiplication is required to be performed for each of the product coordinates [3]. The hardware complexity of the multiplication operation is directly affected by
the number of non-zero elements inside the multiplication matrix. This number is referred
to as the complexity of normal basis and is denoted by CN . For a given m, CN varies between two extreme values of 2m+1 and m2 , and is minimal in the case of two subclasses of
normal basis, known as type I and II Optimal Normal Bases (ONB) [3]. Gao and Vanstone
were the first to present the mathematical formulation for Reordered Normal Basis (RNB)
for the subclass of normal basis in which a type-II optimal normal basis exists [4]. RNB
can effectively simplify the multiplication operation by defining it as a closed form formula
rather than a matrix operation.
A fully parallel architecture would be a natural choice for applications in which speed
is of great priority. Additionally, by cryptographic standards, the use of high order fields
(m > 160) is recommended to ensure a high level of security [1]. However, considering
the fact that a parallel architecture has an area complexity of O(m2 ), a large m will result
in a big, power greedy design not suitable for resource-constrained applications. Contrastingly, a fully serial (sequential) multiplier has an area complexity of O(m), resulting in a
significantly smaller structure. Despite their smaller size, sequential multipliers require m
clock cycles to complete a full multiplication operation as compared to only one cycle in
the case of a fully parallel architecture. Thus, it is desirable to reduce the multiplication
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delay of a sequential multiplier in order to compensate for this shortcoming.
In this work, we present an optimized VLSI implementation of a serial-in parallel-out
(SIPO) reordered normal basis multiplier in GF (2m ). Our design is based on the sequential architecture proposed by Wu et al. in [5]. Originating from an inherent feature of
reordered normal basis, this architecture has a highly regular structure. The regularity of
this architecture has been previously exploited to construct a high-speed custom-layout
multiplier by implementing the main building block of the architecture in domino logic
[6]. However, this performance improvement in terms of critical path delay is obtained
at the cost of a significant increase in power consumption. This is the major drawback
characteristic to domino logic circuits. The main objective of this work is to further improve the performance of the multiplier by employing a custom-designed domino logic
circuit that effectively reduces the power dissipation of the domino circuit. It is shown that
not only does the new implementation significantly increase the maximum operating frequency compared to its equivalent static CMOS realization, but it also successfully reduces
the power consumption to a comparable level.
The organization of this chapter is as follows: Section 6.2 provides a brief review of
reordered normal basis and multiplication operation using this basis. A short complexity
comparison between existing RNB/type-II ONB multipliers is given in Section 6.3. In
Section 6.4, a new domino logic design for the main building block of the multiplier is
presented. VLSI implementation and performance comparisons are discussed in Section
6.5. Finally, concluding remarks are given in Section 6.6.

6.2

Brief Review of Reordered Normal Basis and Multiplication Operation Using This Basis in F2m

Let 2m + 1 be a prime number and β be a primitive (2m + 1)th root of unity in F2m , i.e.
β 2m+1 = 1. Then, γ = β + β −1 generates an optimal normal basis of type II in F2m
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i

which can be expressed as I = {γ 2 , i = 0, 2, . . . , m − 1}. Define a set of m elements
as I2 = {γi = β i + β −i , i = 1, 2, . . . , m}. It has been proven in [4] that I2 is also a
basis in F2m . In fact, it can be shown that I2 is a permutation of the optimal normal basis
I in the sense that it contains the same elements as I but in a different order. The basis
I2 = {γ1 , . . . , γm } is referred to as the reordered normal basis.
Assume that A and B are two arbitrary elements in F2m and are represented with respect
to the reordered normal basis I2 = {γ1 , . . . , γm } as
A=

m
X

ai γi ,

B=

i=1

m
X

bi γi ,

i=1

and the product of the two elements is to be stored in C with respect to the same basis as
P
C= m
i=1 ci γi where ai , bi , ci ∈ F2 . Following [5] the values for the product coordinates,
ci , can be calculated as:
ci =

m
X

aj [bs(i+j) + bs(j−i) ], i = 1, . . . , m

(6.1)

j=0

where function s(i) facilitates the calculations by mapping the set of integers to the set
{0, 1, . . . , 2m + 1} and is defined in [5] as:

s(i) ,



i mod 2m + 1

0 ≤ i mod 2m + 1 ≤ m,


2m + 1 − i mod 2m + 1

otherwise.
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6.3
6.3.1

Review of Existing RNB and Type-II ONB Multipliers
Related Work

As mentioned, each element of a reordered normal basis also belongs to a corresponding
optimal normal basis. In other words, since the multiplicative order of β is 2n + 1 and
i

i

−i

for each 0 ≤ i ≤ n − 1, γ 2 = β 2 + β 2

= γ2i , there is an integer k such that i ≡

k

±2k mod 2n+1, and thus γi = γ 2 [4]. As a result, an RNB representation of a field element
can be converted into type-II ONB representation by performing a simple permutation over
the coordinates and vice versa. Therefore, RNB multipliers and type-II ONB multipliers
can be used interchangeably without imposing hardware overhead. Consequently, it would
be necessary to include type-II ONB multipliers when considering an RNB multiplier.
Several different architectures for sequential RNB/type-II ONB multipliers have been
proposed in literature. Table 6.1 gives a comparison between the hardware complexities
of the multipliers in terms of critical path delay and the number of logic cells used. To
draw a fair comparison, all of the chosen multipliers listed in the table require m clock
cycles to generate a full set of product coordinates. The first two rows of the table show
the well-known Massey-Omura normal basis multiplier [7] and its improved version proposed by Gao [8]. The next two architectures are presented by Agnew [9] and Feng [10],
respectively. The proceeding two rows list Sequential Multipliers with Parallel Output of
type I and II [11] followed by two XOR Efficient Digit Serial and AND Efficient Digit Serial architectures [12] proposed by Reyhani-Masoleh. The ninth and tenth rows show two
efficient serial out/parallel out architecture for odd values of m [13] followed by Azarderakhsh’s high throughput PISO architecture [14]. Kwon and Yang also presented two other
architectures for odd values of m in [15] and [16] respectively. The last two rows in the
table tabulate the SIPO and PISO reordered normal basis multipliers proposed by Wu [5].
Note that some of the multipliers presented in Table 6.1 are Gaussian Nomal Basis (GNB)
multipliers of type k = 2 which are essentially equal to type-II ONB multipliers.
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Table 6.1: Gate-level complexity comparison between different bit-serial
RNB/type-II ONB multipliers over F2m .
Multiplier

# AND

# XOR

# Reg.

Critical Path Delay (Tcp )

Clock
Cycles

MO [7]

2m − 1

2m − 2

2m

TA + (dlog2 (2m − 1)e)TX

m

IMO [8]

m

2m − 2

2m

TA + (1 + dlog2 m)e)TX

m

Agnew [9]

m

2m − 1

3m

TA + 2TX

m

Feng [10]

2m − 1

3m − 2

3m − 2

TA + 4TX

m

b-SMPO I [11]

dm
2e

3m

3m

TA + 3TX

m

b-SMPO II [11]

+1

m

dm
2e

+m

3m

TA + 3TX

m

XEDS [12]

2m − 1

2m − 2

2m

TA + (dlog2 2m − 1)e)TX

m

AEDS[12]

m

3m − 3

2m

TA + (dlog2 2m − 1)e)TX

m

DLGMS [13]

m

2m − 2

2m

TA + (1 + dlog2 m)e)TX

m

3m

TA + 2TX

m

2m

TA + 2TX

m

− 1)

3m

TA + 2TX

m

− 1)

3m

TA + 2TX

m

DLGMP [13]

m

Azarderakhsh [14]

m

1
2 (3m

− 1)

2m − 1
1
2 (3m
1
2 (3m

Kwon [15]

m

Yang [16]

m

SIPO [5]

m

2m

3m + 1

TA + 2TX

m

PISO [5]

m

2m − 1

2m + 1

TA + (1 + dlog2 me)TX

m

6.3.2

Selected Multiplier Architecture in Reordered Normal Basis

This work concentrates on the SIPO architecture proposed in [5] for four reasons:
1. As shown in Table 6.1, this architecture possesses one of the smallest critical path
delays in comparison to similar architectures.
2. The structure of this multiplier is highly regular which makes it well suited for a
full-custom VLSI implementation.
3. This architecture forms a basis to construct several world-level multipliers such as
those presented in [17, 18, 19].
4. The critical path of the architecture is independent of field size m. As a result, this
architecture can be scaled to any arbitrary size multiplier without causing negative
effects on the multiplication delay.
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Load module
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bx

Flip-flop

c1

c2

cm

xax-module

Figure 6.1: Serial-in Parallel-out reordered normal basis multiplier composed of xaxmodules [5]
Fig. 6.1 shows the architecture of the SIPO multiplier presented in [5] to realize (6.1).
As can be seen in the figure, this architecture is highly regular consisting of multiple copies
of a building block referred to as an xax-module. This module, as shown inside the dashedboxes, consists of two XOR gates, one AND gate and three flip-flops. The desired sized
multiplier can be obtained by cascading the appropriate number of xax-modules. In the
architecture at hand, the shift register at the top of the figure should be initially loaded with
one of the input coordinates preceding the multiplication operation whereas the other input
is serially fed into the multiplier, one coefficient at a time, during the multiplication process.
After the top shift register is fully loaded, a load signal cuts off the external data stream to
the multiplexer, thus forming a circular shift register required for the multiplication process
during the clock cycles that follow. After m clock cycles, the product coordinates, ci , can
be read from the output registers.
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6.4

Design of the Multiplier’s Main Building Block In Domino
Logic

As can be seen in Fig 6.1, the xax-module contains the critical path of the SIPO architecture. This path is made of the two XOR gates in addition to the AND gate inside the
xax-module. In an attempt to reduce the multiplication delay, Namin et al. have designed
and realized the critical path of the multiplier in domino logic [6]. Although using domino
logic for implementing the main building block of the multiplier can effectively increase
the maximum operating frequency, this technique has a deteriorating effect on the power
dissipation. The increase in power consumption stems from a higher internal switching
activity which is an inherent characteristic of domino logic circuits. Consequently, the resulting design would consume much more dynamic power compared to its static CMOS
counterpart.
In order to alleviate the negative effects incurred by using domino logic based designs over static CMOS, several techniques have been proposed in the past few years,
e.g. high-speed domino [20], XOR-based domino [21], conditional-keeper domino [22],
single-phase domino [23] and current comparison-based domino [24]. Primarily, the focus
of the existing techniques is on design strategies which compensate for leakage current
in deep sub-micron technologies, narrower noise margins, contention delay at evaluation
phase and the transistor stacking effect. Therefore, these techniques would be better suited
for high fan-in circuits in which the Pull-Down Network (PDN) contains a large number
of parallel paths to the ground, such as high fan-in multiplexers, comparators and more
general OR-like cells. Furthermore, the relatively large number of transistors required to
implement these techniques compared to the total number of transistors used in the design
of the small xax-module imposes significant power and area overheads. Such techniques
are not applicable to the multiplier in discussion.
In this work, the power dissipation problem is tackled by reducing the contention cur-
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Figure 6.2: Proposed design for XOR-AND-XOR function in domino logic
rent drawn at the very beginning of the evaluation phase. Depending on the value of the
input signals, contention may occur between the Pull-Up Network (PUN) and the PullDown Network (PDN) of a domino circuit during the evaluation phase. This contention,
though short in time, forms a conducting path from VDD , across PUN and PDN, to ground
causing high amplitude current spikes. The basic idea is to limit the contention current
by utilizing a new conditional keeper to compensate for the power overhead caused by the
higher switching activity of the circuit.
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Fig. 6.2 shows a schematic of the circuit designed to implement XOR-AND-XOR function in domino logic. This circuit is responsible to realize an XOR operation between two
different coordinates of B, followed by an AND applied to the result and one of the A
coordinates. Finally, this is combined with another XOR that, when paired with a flip-flop,
forms an accumulation unit. In terms of the variables used in (6.1), this circuit realizes
logic function ((b1 ⊕ b2 ) . a) ⊕ c. The static pull-up network is merely composed of a
single pMOS transistor charging the dynamic node Q to VDD during the precharge phase.
The pull-down network, on the other hand, consists of 12 transistors (N4-N15) which discharge the dynamic node at the presence of appropriate combinations of the input values.
The PDN is connected to a footer transistor, N16, which reduces the leakage current due
to the stacking effect and opens a path to the ground during the evaluation phase. Transistors P2 and N2 generate a control signal to an nMOS keeper depending on the voltage
of the dynamic node and the logic state of the clock signal. Transistors P1 and N1 form
the output inverting stage, providing the required current to drive the output flip-flop. In
the presented schematic, the input signals are referred to as B1, B2, A and C. Four inverter
gates shown at the bottom of the figure (I1-I4) generate the complements of the module’s
input signals. As a naming convention, a “ comp” added to the end of the signal’s name
refers to its complement signal. The proposed dynamic circuit operates in two phases as
follows:
During the precharge phase, pull-up transistor P0 steadily charges the dynamic node.
If the dynamic node is initially in a low state, node C is quickly charged to VDD by P2,
which turns on the keeper transistor to speed up the precharging process. The voltage of
the dynamic node rises until it reaches a certain level, at which time the output switches to a
low state, causing P2 to discharge node C and then turn off the keeper transistor. Therefore,
at the end of the precharge phase, the dynamic node is fully charged and the keeper is held
off to avoid negative impacts on delay and power consumption at the beginning of the next
phase.
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At the beginning of the evaluation phase, the clock signal switches to a high state,
keeping the pull-up transistor turned off. At this moment, two different scenarios could
occur depending on the logic values of the input signals. In the first scenario, a conducting
path is formed from the dynamic node to the ground, discharging the dynamic node through
the PDN network. In this case, when the dynamic voltage falls below VDD − Vth,N 2 , the
source and drain junctions of transistor N3 are reversed and the accumulated charge on
node C is fully discharged through N3. This prevents the keeper transistor from being
turned on. In the second scenario, the dynamic node is evaluated to a high state. N2 is
turned on in the case that the leakage current reduces the voltage of the dynamic node. The
behavior of the circuit shown in Fig. 6.2 is explained in more detail in our recent work in
[25].

6.5

Custom-Layout Implementation of the xax-module

After determining the optimal values of the transistor sizes through extensive schematiclevel simulations, the layout of the schematic shown in Fig. 6.2 was created in 7-metal

Figure 6.3: Proposed layout for the XOR-AND-XOR function created in 65nm technology
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65nm CMOS process. A large number of major and minor modifications were applied
to the prototype layout in an attempt to find the best transistor arrangement to reduce the
required area and to find the best routing path patterns. Post-layout fine-tuning was also
carried out to reduce the negative effects of parasitic components which in turn resulted in
less delay. The final layout is shown in Fig. 6.3. The leftmost section shows four inverters
used to generate the complements of the input signals. The section in the middle is responsible for implementing the pull-down network. Finally, the rightmost section contains
the keeper transistor, the keeper control circuit and the output inverter. The dimensions
of the layout are 1.8µm × 6.37µm covering 11.467µm2 . The center-to-center power rail
pitch was selected such that the layout would be compatible with the 65nm general purpose
standard cell library from TSMC and thus, allowing it to share the same size power rails.
The final layout of the xax-module including two input and one output flip-flop is shown
in Fig. 6.4. Since the logic function is realized by the PDN (as opposed to the case in which
the function is realized by pMOS transistors in PUN) use of negative-edge triggered flipflops would be the only available option to provide enough time for the domino cell to
evaluate. As mentioned earlier, the static pull-up transistor charges the dynamic node right
after the falling edge of clock signal despite the values of the inputs, hence, causing an

Figure 6.4: Layout of the complete xax-module including three flip-flops
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Figure 6.5: Test-bench for performing corner analysis
invalid output at the beginning of the precharge phase. As a result, the output flip-flop is
required to have a hold-time equal or preferably less than zero to be able to sample the
evaluated output at the right moment. The D flip-flops connected to the XOR-AND-XOR
module are intellectual property of TSMC and are represented as black-box cells in the
figure accordingly.
A set of Calibre tools was used for debugging and verifying the physical layout. Physical verification and mask set correction were carried out via Calibre DRC tool. Circuit
verification was performed by making device and connectivity comparisons between the
physical layout and the schematic through Calibre LVS. Finally, parasitic information was
extracted using Calibre PEX for accurate post-layout analysis and simulation. Fig. 6.5
shows the test-bench scheme used to verify the correct functionality of the xax-module and
to evaluate the performance of the module. A set of random input vectors was first generated using C programming language. At each clock cycle, the Verilog-A module reads a
new vector from the input file and converts the digital values to their corresponding analog signals. In order to account for loading capacitances, fall time and rise time, a small

105

6. EFFICIENT VLSI IMPLEMENTATION OF A RNB FINITE FIELD MULTIPLIER IN DOMINO LOGIC

Table 6.2: Post-layout Corner Analysis Simulation Results of the xax-module;
Delay (ps) and Power (µW/GHz)
Temperature (◦ C)

Corner

Fast-Fast
Fast-Slow
Typ./Typ.
Slow-Fast
Slow-Slow

-30

+27

+85

Delay

79

81

83

Power

37.38

38.97

41.00

Delay

93

97

101

Power

33.95

35.28

36.72

Delay

89

95

100

Power

34.51

35.49

37.26

Delay

89

96

103

Power

34.39

35.57

36.93

Delay

120

125

129

Power

31.8

33.02

34.82

low-pass filter was defined at the final stage of the signal generator. To achieve more compatibility in terms of delay, the signal generator interfaces the xax-module through a set of
standard flip-flops generating more realistic signals. The same set of input signals is also
fed into a Verilog-A module implementing the same functional behavior of the xax-module.
The outputs of the two modules are compared against each other at each clock cycle and
an error pulse is generated in the case of mismatch.
In order to measure the amount of deviations in power consumption and maximum
operating frequency over a range of process and temperature variations, various simulations were conducted. We performed corner analysis at three different conditions: room
temperature of 27 ◦ C and two extreme temperatures of −30 ◦ C and +85 ◦ C. All of the
simulations were done with a supply voltage of 1.2V. The results are listed in Table 6.2. As
expected, the worst-case delay occurs in the Slow-Slow corner at +85 ◦ C (129ps) whereas
the best-case delay belongs to the Fast-Fast corner at −30◦ C (79 ps). The amount of power
consumption ranges from 31.8 µW/GHz for the Slow-Slow corner at −30◦ C to 41 µW/GHz
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for the Fast-Fast corner at +85 ◦ C. As the simulation results suggest, the proposed implementation demonstrates acceptable performances over a wide range of temperatures and
process variations.

6.6

Design and Implementation of the Full Multiplier Using the xax-module

As depicted in Fig 6.1, a full multiplier of an arbitrary size can be readily constructed by
serially connecting xax-modules together. In the context of cryptography, a proper choice
of field size depends on several factors including the features of the chosen representation
basis and the level of security required. It has been shown that a 160-bit ECC can provide
the same level of security as a 1024-bit RSA security scheme, which provides adequate
security for a broad range of applications [26]. In order to implement the full multiplier,
we selected the field size of 233 as it can be represented by a reordered normal basis and it
is large enough to fall in the suitable range for Elliptic Curve Cryptography. Additionally,
it is one of the few fields recommended by National Institute of Standards and Technology
(NIST) for ECC applications.
The arrangement and interconnections between different building blocks of the 233-bit
multiplier are shown in the diagram of Fig. 6.6. To achieve the most compact design, the
chain of the xax-modules was broken down into an array of 18 rows, each of which contains
13 modules. In each row, three buffers were used to provide enough driving strength for
the high fan-out input a, clock and reset signals. These buffers, in turn, were required
to be driven by additional buffers, thus resulting in a buffer chain shown at the leftmost
part of the figure. To further reduce the dynamic power dissipation caused by the domino
circuit, clock-gating was used as a complimentary technique. At the beginning of each
multiplication operation, the domino circuit is idle while the coordinates of one of the
inputs are being loaded into the input shift register. However, the dynamic nodes in the

107

6. EFFICIENT VLSI IMPLEMENTATION OF A RNB FINITE FIELD MULTIPLIER IN DOMINO LOGIC

xax-modules are frequently charged and discharged by PUD and PDN causing unnecessary
power overhead. This can be avoided by keeping the clock signals entering the domino
circuits separate such that they may be disabled during the load process.
After the coordinates are fully loaded into the shift register, the external input to the
first flip-flop should be replaced by the output of the last flip-flop to form a circular shift
register. This can be done by a multiplexer which uses an input selector to choose between
the external input and the output of the last flip-flop. If connected properly, an XOR-ANDXOR function may be used in lieu of a multiplexer. Being adopted from the implementation
in [6] this idea can prevent the multiplexer from being a delay bottleneck by realizing it in
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Figure 6.6: Block diagram of a full 233-bit RNB multiplier
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domino logic. Assume that input B1 is grounded, input A is chosen as the input selector,
and finally, C and B2 are connected to the external input and the output of the last flip-flop,
respectively. When the selector signal is at a low state, the output would be evaluated as
((’0’ ⊕ f lop out) . ’0’) ⊕ external input which is equal to external input. When the
selector signal is at a high state and external input is held low, the output would equate to
((’0’ ⊕ f lop out) . ’1’) ⊕ ’0’ = f lop out. This special module, which is essentially one
half of an xax-module, is referred to as the Load module and is located at the beginning of
the first row of Fig. 6.6.
Fig. 6.7 shows the final layout of the 233-bit multiplier implemented in a CMOS 65nm
process using Cadences Layout Composer. The buffer chains, Load module and one of the
xax-modules are highlighted in the figure. The dimensions of the full layout are 171µm
× 71µm for a total area of 12, 141µm2 , which includes the outer power rings. Without
considering the power rings, the area utilization was measured to be 10, 743µm2 .

6.7

Simulation Results and Performance Comparison Between Different VLSI Implementations

This section draws a comparison between characteristics of the proposed VLSI implementation and those of several implementations reported in literature. In order to perform accurate simulations, the parasitic information of the full multiplier was extracted using Calibre
PEX. At this phase, 735, 532 different components, including parasitic capacitances and
resistances, were extracted from the physical layout. In the next phase, the simulations
were performed in Cadences Analog Environment using Spectre simulator to measure the
power consumption and the maximum operating frequency of the circuit. To ensure the
correct functionality of the circuit, a pre-simulation stage was required in which the test
data set was generated. To do so, the functional behavior of the multiplier was also modeled in MATLAB. Then, a large array of random 233-bit paired vectors were created and
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Figure 6.7: The proposed layout for a 233-bit sequential RNB multiplier designed in domino logic
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fed into the MATLAB code to generate a set of golden product coordinates. Input pairs
and their corresponding outputs were stored in two separate files. During the analog simulation, a Verilog-A module read the input files and fed an input pair into the multiplier for
each multiplication operation. After each multiplication operation, the output coordinates
were sampled and stored in an output file before new data was loaded into the multiplier.
These outputs were later verified by comparing them against the golden set created by the
MATLAB code. The simulation result showed that the circuit was correctly functional up
to a clock rate of 3.84 GHz. The power consumption of the multiplier was measured to be
13.01 mW/GHz averaged over 100 consecutive multiplication operation.
As previously emphasized in Section 6.1, the main objective of this work is to compare
the performance of the proposed implementation with that of a static CMOS implementation to demonstrate that the new domino logic circuit can further reduce the multiplication
delay of the multiplier while preserving the total power consumption. To achieve a fair and
accurate comparison, we also implemented the layout of the static CMOS multiplier in the
same 65nm CMOS process using standard cells from TSMC’s libraries. The layout of the
static design was constructed based on the same structure shown in Fig. 6.6. The final layout of the multiplier is presented in Fig. 6.8. Note that the Load module was implemented
in static CMOS and then was incorporated in the layout to provide the same functionality as its counterpart in domino logic. To ensure consistency in all of the measurements,
the same set of random inputs was applied to the static multiplier during the simulations
conducted. This realization has a maximum operating frequency of 2.94 GHz and requires
158.44ns to finish a single multiplication operation. Including the power rings, the size of
the layout is 153µm × 71µm, equal to an area of 10, 863µm2 . The required area is reduced
to 9, 574µm2 when not considering the outer rings.
Table 6.3 summarizes the main characteristics of the two custom-layout implementations. The column entitled “Critical Path Delay” corresponds to the maximum operating
frequency of the design, whereas “Multiplication Delay” indicates the amount of time re-
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Table 6.3: Complexity comparison between VLSI implementations of domino
logic and static CMOS designs for a sequential RNB multiplier in
GF (2233 ).
Architecture

Field Critical Path
size
Delay (nm)

Multiplication
Delay (nm)

Power
(mW/GHz)

Area
(µm2 )

Technology

static CMOS

233

0.340

158.44

13.48

10, 863

65nm

Proposed

233

0.260

121.16

13.01

12, 141

65nm

quired to perform one multiplication operation. As can be seen in the table, compared
to the static CMOS design, the new design has a considerably smaller critical path delay,
i.e. 260ps versus 340ps, equal to 31% improvement in the maximum operating frequency.
Also, employing the proposed domino circuit has successfully decreased the power dissipation of the domino implementation. In fact, the power dissipation achieved is even
marginally less than that of the static CMOS design. It is generally expected that a domino
circuit requires a fewer number of transistors compared to its corresponding static CMOS
circuit as the logic function is realized in PDN using only nMOS transistors. However,
in the case of the domino multiplier, strict limitations on the cell’s height, isolated oxide
areas, presence of two nWell islands and requirements of the design rules in 65nm process
regarding the use of multi-threshold transistors resulted in a moderate increase in the area
of the xax-module. The full design shown in Fig. 6.7 requires about 11% more area than
the static design of Fig. 6.8.
In recent years, many efforts have been made in order to design efficient finite field
multipliers at the algorithmic level; however, not many VLSI implementations have been
reported in the open literature. Moreover, the presence of different conditions and assumptions in each implementation, such as different field sizes, diverse ranges of semiconductor
technologies, different representation systems, varying levels of parallelism used, different levels of implementations, etc. makes it difficult to draw a fair comparison between
the performances of these various implementations. Table 6.4 lists the specifications and
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Figure 6.8: The static CMOS layout for a 233-bit sequential RNB multiplier
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hardware complexities of the proposed implementation along with several published implementations.
The first row of the table shows one of the first realizations of finite field multipliers by
Agnew et al. [27]. It refers to an implementation of the Massey-Omura multiplier which
is the first multiplier to use normal basis. The second row tabulates a digit-level polynomial basis multiplier by Tang [28] that utilizes 8 parallel sequential structures to reduce the
multiplication delay. Note that this is the only implementation listed in the table that has
been fabricated (0.18 µm CMOS technology). Nonetheless, the reported results pertain
to the pre-fabrication simulations. The next row presents Satoh and Takano’s [29] implementation which is capable of performing multiplication over both GF (2m ) and GF (p)
for variable input sizes. This is followed by Ansari’s [30] implementation which employs
a high level of parallelism, requiring only five clock cycles to generate the output product.
As a result, the area requirement of this full parallel multiplier has dramatically increased
to more than one square millimeter.
Azarderakhsh and Reyhani-Masoleh [14] have recently implemented two serial-in parallelout and parallel-in serial-out multipliers listed in the next two rows of the table. These
multipliers are based on Gaussian Normal Basis (GNB) and are later combined together
to construct a hybrid-double multiplier. Both of the multipliers are digit-level and require
15 clock cycles to complete one operation (digit size = 11). Hariri and Reyhani-Masoleh
also reported an implementation of a 131-bit digit-level semi-systolic array multiplier using shifted polynomial basis (SPB) in [31]. The proceeding two rows show Wang’s [32]
implementations of two multipliers using GNB and type-II ONB bases, respectively. Note
that the first multiplier was originally proposed by Kwon in [33] and the latter is an improvement of the work published in [34]. Namin [6] has reported a layout-level implementation of a sequential 233-bit RNB multiplier designed in conventional domino logic. This
work was later improved by Leboeuf [35] by replacing type-D flip-flops with type-T True
Single Phase Clock (TSPC) flip-flops in accumulation units. Rashidi et al. [36] recently
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proposed a new design for 4-input XOR gates used to sum the values of partial products
in XOR trees; this structure is observed in many architectures. Their layout implementation is based on the Reyhani-Masoleh-Hassan (RMH) multiplier presented in [37] and
was carried out in 0.18 µm technology. The most recently reported implementation in the
list was presented by Hashemi [38], which is a digit-level polynomial basis multiplier. It
requires 30 clock cycles to produce the output product and utilizes a factoring technique to
minimize the switching activities, thereby reducing the power consumption. Note that in
this implementation the reported values of delay, area and power do not include the input
registers. The following row of the table summarizes the results of the static CMOS implementation presented in Fig. 6.8. Finally, the last two rows of the table show the proposed
implementations using the new xax-module designed in domino logic.
The last column of the table shows the levels of implementation for which the results
have been reported. As can be seen in the table, not all of the implementations have been
performed at the same level. A post-synthesis implementation is a netlist-level implementation which is carried out under more idealistic conditions. At this level of implementation,
the negative effects of parasitic components, clock tree buffers, high fan-out nets and routing paths are not taken into account, leading to more optimistic results. To get a broader
picture of the potential differences between the results of these two levels of implementation, the results of the proposed implementation at schematic-level are also presented in
the last row of the table. Note that the schematic level simulation is, in essence, an analog
simulation. However, since our schematic implementation only incorporates standard cells
and transistors, it falls into the same level as synthesis implementation. It is important to
note that compared to the post-layout implementation, the last row shows about 26% and
40% decrease in power consumption and multiplication delay, respectively.
If all of the implementations listed in Table 6.4 were sequential multipliers, multiplication delay would be a convenient measure of evaluation. However, some of the entries of
Table 6.4 utilize different levels of parallelism in their architectures; this enables them to
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RNB/ONBII
Poly
Poly
GNB
GNB
SPB

Tang [28]

Satoh [29]

Ansari [30]

Azarderakhsh (SIPO) [14]

Azarderakhsh (PISO) [14]

Hariri [31]
GNB
RNB/ONBII
RNB/ONBII
GNB
Poly
RNB/ONBII
RNB/ONBII
RNB/ONBII

Wang [32]

Namin [6]

Leboeuf [35]

Rashidi [36]

Hashemi [38]

static CMOS

Proposed

Proposed (Syn.)

RNB/ONBII

RNB/ONBII

Agnew [27]

Wang (Kwon) [32]

Base

Architecture

233

233

233

233

226

233

233

233

233

131

163

163

163

160

233

155

Field
size

0.155

0.260

0.340

2.19

1.525

0.559

0.630

0.19

0.29

0.28

1.38

0.93

8.0

1.96

7.69

25

Critical Path
Delay (ns)

72.23

121.16

158.44

65.7

344.65

260.5

293.58

22.61

67.86

67

22.70

13.95

40

256.75

230.7

3900

Multiplication
Delay (ns)

9.59

13.01

13.48

7.69

—

83.7

85.1

—

—

836.67

—

—

—

—

184.4

—

Power
(mW/GHz)

9, 601

12, 141

10, 863

14, 323

48, 076

62, 048

109, 644

1, 105, 295

2, 581, 876

752, 009

34, 837

34, 278

1, 272, 102

—

189, 297

—

Area
(µm2 )

65

65

65

65

180

180

180

65

65

65

65

65

180

130

180

2000

Technology
(nm)

Synthesis

Place&Route

Place&Route

Synthesis

Place&Route

Place&Route

Place&Route

Synthesis

Synthesis

Synthesis

Synthesis

Synthesis

Place&Route

Synthesis

Place&Route

Synthesis

Implementation
Level

Table 6.4: Complexity comparison between different VLSI implementations for finite field multipliers over
binary extension fields.
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complete one multiplication operation in fewer clock cycles. On the other hand, this has
a significant effect on the area requirement and power dissipation of the multiplier. For
each higher level of parallelism that is used, there will be a shorter multiplication delay
and the multiplier will become progressively bigger. The product of delay and area can
appropriately reflect both of these factors simultaneously and can be used as a good measure of evaluation. In Table 6.5, the table entries of the previous table are rearranged based
on their level of implementation and their respective delay-area product is also calculated.
At the synthesis level, most of the multipliers in the list have a lower multiplication delay
than the proposal. However, they all belong to the class of digit-level multipliers which is
well reflected in the area requirements of the multipliers. For example, Wang’s [32] implementation require over 115 times more area and both of Azarderakhsh’s [14] designs are
almost 3.5 times bigger than the proposal. The proposed implementation is the smallest
Table 6.5: Area-Delay complexity of the implementations listed in Table 6.4
Architecture

Delay
(ns)

Area (µm2 )

Delay × Area

Imp. Level

Agnew [27]

3900

—

—

Syn.

Satoh [29]

256.75

—

—

Syn.

Azarderakhsh (SIPO) [14]

13.95

34, 278

478, 178

Syn.

Azarderakhsh (PISO) [14]

22.70

34, 837

790, 800

Syn.

67

752, 009

50, 384, 603

Syn.

Wang (Kwon) [32]

67.86

2, 581, 876

175, 206, 105

Syn.

Wang [32]

22.61

1, 105, 295

24, 990, 720

Syn.

Hashemi [38]

65.7

14, 323

941, 021

Syn.

Proposed (Syn.)

72.23

9, 601

693, 480

Syn.

Tang [28]

230.7

189, 297

43, 670, 817

P&R

Ansari [30]

40

1, 272, 102

50, 884, 080

P&R

Namin [6]

293.58

109, 644

32, 189, 286

P&R

Leboeuf [35]

260.5

62, 048

16, 163, 504

P&R

Rashidi [36]

344.65

48, 076

16, 569, 393

P&R

static CMOS

158.44

10, 863

1, 721, 133

P&R

Proposed

121.16

12, 141

1, 471, 003

P&R

Hariri [31]
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in the list, requiring 33% less area than the second smallest implementation in the table.
The results presented in the “Delay × Area” column suggest that the implementation being
proposed has the second lowest complexity, after Azarderakhsh [14] (SIPO) implementation. Nonetheless, it should be taken into account that Azarderakhsh [14] multiplier uses
a smaller filed size (163 instead of 233 for the proposed) which has a direct effect on both
multiplication delay and area requirement. At this level of implementation, all of the entries
were realized in 65nm technology, aside from the first two.
At the layout-level, all implementations, excluding our static and domino designs, were
realized in technology nodes older than 65nm. Ansari’s [30] design is the only implementation with shorter multiplication delay than ours. Considering the fact that its critical path
is the longest among all of the implementations listed in Table 6.4 (excluding Agnew), the
shorter multiplication delay was achieved by limiting the multiplication operation to a mere
5 clock cycles at the cost of significantly greater area requirements. This is well reflected
in the area and delay-area quantities. For example, the area requirement of this implementation is more than 100 times larger than the proposal. Showing the smallest area×delay
indice, the proposed design compares favorably to all the other multipliers at this level
of implementation. Finally, considering the product of area and delay as a measure of
evaluation, the domino based implementation outperforms the static implementation by a
difference of about 15%.

6.8

Conclusion

A new VLSI implementation of a 233-bit serial-in parallel-out finite field multiplier was
presented. The field size of 233 is currently recommended by the National Institute of
Standard and Technology (NIST) for embedded security applications using Elliptic Curve
Cryptography. The proposed design is highly regular, possessing a repeating pattern of
a single building block implemented in domino logic which can be readily scaled to any
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arbitrary size multiplier by cascading the appropriate number of blocks. In a attempt to
alleviate the high power dissipation of the domino circuit stemming from higher internal
switching activities, the original design of this building block was modified to reduce the
contention current drawn at the very beginning of the evaluation phase. The post placeand-route simulations showed the correct functionality of the design up to a clock range of
3.85 GHz, achieving much higher operating speed while consuming marginally less power
compared to the static CMOS counterpart. The same design methodology can be utilized
to improve the operating speed of the other similar regular architectures without compromising power consumption. It is also important to note that due to the limited number of
reported implementations and the presence of different conditions and assumptions in each
implementation, it may not be easy to draw an accurate comparison yet. As the dimensions
of semiconductors are reduces, the negative effect of interconnect and parasitic capacitances become more dominant in contributing the capacitive load on chips. Consequently,
the gap between schematic/synthesis-level and post-layout simulations is widened. This
makes it harder to have an accurate estimation of the overall performance of a multiplier
before the negative effects of routing paths and parasitic capacitance are taken into considerations. The limited number of reported implementations and the presence of different
conditions and assumptions in each case suggest that more attention should be devoted to
layout-level implementations of finite field multipliers to enable more comprehensive and
accurate comparisons.
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Chapter 7
Conclusions

7.1

Summary of Contributions

The works reported in this dissertation mainly focused on the efficient computation of finite
field multipliers from a hardware implementation point of view. At first, a brief overview
of cryptosystems and the role of finite field arithmetic in public-key cryptography were
discussed in the first chapter. Then, the mathematical aspects and the concepts relevant
to finite fields, underlying arithmetic operations and representation systems were shortly
covered in Chapter 2.
The negative effect of preloading process on the multiplication throughput rate of existing digit-level redundant basis multipliers was explored in Chapter 3. This problem stems
from the limited capacity of data bus in the majority of practical applications. A fully serialin parallel-out architecture for redundant basis multiplication was presented. It was shown
that the cost-free squaring operation in redundant representation can facilitate the hardware implementation in this type of architectures. To achieve accurate comparisons, the
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proposed architecture together with existing digit-level architectures were implemented in
65nm CMOS process for two different practical digit sizes. The details of ASIC implementations suggested that the area-delay complexity of the proposed architecture was between
10% to 48% lower compared to the other RB multipliers when the data bus was limited to 8
bits and was 15% to 55% lower when the width of the data bus was equal to 16 bits. It was
also shown that the proposed architecture possess the second smallest architecture which
makes it a potential candidate for resource-constrained applications.
In Chapter 4, two new digit-level Serial-In Parallel-Out (SIPO) finite field multipliers
in GF (2m ) using redundant representation were presented. A unique feature of redundant
representation for a subclass of finite fields was exploited to effectively reduce the hardware complexity of the multipliers and to alleviate the problem of inherent redundancy in
this representation system. This subclass includes, but is not limited to, all the fields for
which type-II optimal normal basis exists. The higher performance of the proposed architectures would become more distinct for those fields in this subclass for which no type-II
ONB exists such as 200, 204 and 224. Significant reduction in hardware complexities were
achieved in comparison to existing digit-level RB architectures. Architectural complexity
comparison for three digit sizes in GF (2233 ) showed that both of the new architectures
outperform others in terms of maximum operating frequency. Also, the area-delay product of one of the proposed architectures was shown to be at least 47% smaller than the
most comparable RB multipliers. Moreover, the results for the proposed multipliers compared favorably to several ONB multipliers in terms of area-delay product. The details of
hardware implementations of the proposed multipliers in 65nm CMOS process for three
practical digit sizes (8, 16 and 32) were also presented.
In Chapter 5, a new design methodology for realization of highly regular architectures
was discussed. A high-speed power-efficient design for a word-level reordered normal basis multiplier was also presented. The proposed design used a domino logic circuit as the
main building block of the multiplier referred to as xax-cell. The problem of high power
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dissipation in domino logic was discussed and a new domino circuit for reducing the dynamic power was proposed. It was shown that existing power reduction techniques are
most suitable for circuits with very large pull-down networks. As a result, when combined with the small xax-cell, the relatively large number of transistors used in existing
techniques imposes significant power and area overhead. Transistor-level simulation results in 65nm CMOS technology showed that the proposed design increases the maximum
operating frequency of the multiplier by 30% compared to static CMOS design. Furthermore, it consumes 20.2% less power than conventional domino design while improving the
maximum operating speed.
Finally, Chapter 6 presented two custom-layout VLSI implementation of a 233-bit sequential finite field multiplier using reordered normal basis. The main focus was placed
on the importance of layout-level implementations as the negative effects of interconnect
and parasitic capacitances have become more dominant with technology scale-down. Two
VLSI implementations for a domino design and a static CMOS design were presented.
The proposed implementation employed a full-custom domino circuit as the main building block allowing finite field multiplication to be carried out 31% faster than the static
CMOS implementation. The power consumption was also measured to be marginally lower
in comparison to the static CMOS implementation. In terms of total area requirement,
the domino multiplier uses moderately fewer transistors compared to the static multiplier.
However, contrary to what might be initially expected, the post place&route measurements
showed that the domino multiplier requires 11% larger silicon area which emphasizes the
importance of layout-level implementations for ensuring reliable comparisons.

7.2

Future Work

In terms of future work, there are a number of areas worthy of further exploration.
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Finite field inversion using redundant representation
Finite field inversion is, by far, the most expensive field operation which is generally performed by a consecutive use of field squaring and field multiplication operations through
a recursive algorithm. To the best of author’s knowledge no hardware realization for finite
field inversion using redundant representation has been proposed in literature. Particularly,
the effect of symmetry property for a subclass of redundant representation on reducing the
hardware complexity of this operator needs to be investigated.
Characterizing the xax-module
While full-custom layout implementations of finite field multipliers can lead to significant
performance improvements, the implementation process is generally extremely time consuming. Furthermore, running post place&route simulations for an analog circuit containing thousands or even millions of parasitic components would require plenty of time (several weeks to finish one multiplication operation). One solution to alleviate this problem
would be to fully characterize the layout of xax-module and then to create the respective
standard cell that accurately models the behavior of the module. The extracted standard cell
can be later used by several different digital design tools such as synthesis, floorplanning,
physical placement, static timing analysis and formal verification tools to highly facilitate
the implementation, verification and simulation processes.
Automating the implementation processes of scalar multiplication and elliptic curve
cryptosystems
Scalar multiplication is the most fundamental and dominant operation in elliptic curve cryptography which is performed by elliptic curve group operations point addition and point
doubling. These two operations, in turn, are performed by the underlying finite field operations. The choice of optimized architectures for field operators depends heavily on the
choice of field sizes and the required security level. Another research area worth exploring
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is the effect of different types of multipliers and representation systems on the performance
of scalar multiplication operation. Although, in recent years, extensive research has been
conducted to minimize the hardware complexities of individual finite field operators and
to propose efficient algorithms for scalar multiplication, further research efforts should be
devoted to automate the design process base on the specifications required in individual
applications and to study the impact of low level operations on the overall performance of
elliptic curve cryptosystems.
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